FI20001557A0 - Menetelmä ja järjestely taajuuden asettamiseksi - Google Patents

Menetelmä ja järjestely taajuuden asettamiseksi

Info

Publication number
FI20001557A0
FI20001557A0 FI20001557A FI20001557A FI20001557A0 FI 20001557 A0 FI20001557 A0 FI 20001557A0 FI 20001557 A FI20001557 A FI 20001557A FI 20001557 A FI20001557 A FI 20001557A FI 20001557 A0 FI20001557 A0 FI 20001557A0
Authority
FI
Finland
Prior art keywords
frequency
arrangement
setting
Prior art date
Application number
FI20001557A
Other languages
English (en)
Swedish (sv)
Other versions
FI108688B (fi
Inventor
Heikki Paananen
Original Assignee
Nokia Mobile Phones Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Mobile Phones Ltd filed Critical Nokia Mobile Phones Ltd
Priority to FI20001557A priority Critical patent/FI108688B/fi
Publication of FI20001557A0 publication Critical patent/FI20001557A0/fi
Priority to EP01660120A priority patent/EP1170869A3/en
Priority to US09/894,185 priority patent/US6661293B2/en
Application granted granted Critical
Publication of FI108688B publication Critical patent/FI108688B/fi

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/199—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division with reset of the frequency divider or the counter, e.g. for assuring initial synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H03L7/1075—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/193—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number the frequency divider/counter comprising a commutable pre-divider, e.g. a two modulus divider
FI20001557A 2000-06-30 2000-06-30 Menetelmä ja järjestely taajuuden asettamiseksi FI108688B (fi)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FI20001557A FI108688B (fi) 2000-06-30 2000-06-30 Menetelmä ja järjestely taajuuden asettamiseksi
EP01660120A EP1170869A3 (en) 2000-06-30 2001-06-25 Method and arrangement for setting a frequency
US09/894,185 US6661293B2 (en) 2000-06-30 2001-06-28 Method and arrangement for setting a frequency

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI20001557 2000-06-30
FI20001557A FI108688B (fi) 2000-06-30 2000-06-30 Menetelmä ja järjestely taajuuden asettamiseksi

Publications (2)

Publication Number Publication Date
FI20001557A0 true FI20001557A0 (fi) 2000-06-30
FI108688B FI108688B (fi) 2002-02-28

Family

ID=8558683

Family Applications (1)

Application Number Title Priority Date Filing Date
FI20001557A FI108688B (fi) 2000-06-30 2000-06-30 Menetelmä ja järjestely taajuuden asettamiseksi

Country Status (3)

Country Link
US (1) US6661293B2 (fi)
EP (1) EP1170869A3 (fi)
FI (1) FI108688B (fi)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7242229B1 (en) 2001-05-06 2007-07-10 Altera Corporation Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode
GB0202884D0 (en) * 2002-02-07 2002-03-27 Nokia Corp Synthesiser
US7023285B2 (en) 2003-07-15 2006-04-04 Telefonaktiebolaget Lm Ericsson (Publ) Self-calibrating controllable oscillator
ITMI20050138A1 (it) * 2005-01-31 2006-08-01 St Microelectronics Srl Metodo e sistema fll-pll frequency lock loop-phase lock loop completamente digitale a brevissimo tempo di bloccaggio
US7902886B2 (en) * 2007-10-30 2011-03-08 Diablo Technologies Inc. Multiple reference phase locked loop
US8593188B2 (en) * 2012-02-20 2013-11-26 Texas Instruments Incorporated Apparatus to remove the loop filter resistor noise in charge-pump PLL
CN103259536B (zh) * 2012-02-20 2018-12-18 德克萨斯仪器股份有限公司 消除电荷泵锁相环路中环路滤波电阻器噪声的装置
FR3098665B1 (fr) 2019-07-09 2021-07-30 St Microelectronics Rousset Procédé de gestion du démarrage d’une boucle à verrouillage de phase, et circuit intégré correspondant

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3077151B2 (ja) * 1990-02-13 2000-08-14 日本電気株式会社 周波数合成方式と周波数合成器
JPH04297128A (ja) * 1991-03-26 1992-10-21 Hitachi Denshi Ltd Ｐｌｌ回路
WO1995013658A1 (en) 1993-11-09 1995-05-18 Motorola, Inc. Phase locked loop error suppression circuit and method
EP0755120A1 (en) 1995-07-18 1997-01-22 Nec Corporation Phase-locked loop circuit
US5933058A (en) * 1996-11-22 1999-08-03 Zoran Corporation Self-tuning clock recovery phase-locked loop circuit
JPH1168559A (ja) 1997-08-20 1999-03-09 Nec Corp 位相同期ループ回路
US6236275B1 (en) * 1997-10-24 2001-05-22 Ericsson Inc. Digital frequency synthesis by sequential fraction approximations
GB2341285B (en) * 1998-09-02 2001-12-19 Nec Technologies Frequency synthesisers
JP3384755B2 (ja) * 1998-11-26 2003-03-10 三洋電機株式会社 Ｐｌｌシンセサイザ回路
EP1030453A1 (en) 1999-01-20 2000-08-23 Sony International (Europe) GmbH A method for reducing transition time in a PLL frequency synthesizer having a programmable frequency divider
JP2000278124A (ja) 1999-03-26 2000-10-06 Sanyo Electric Co Ltd Ｐｌｌ回路
US6420917B1 (en) * 1999-10-01 2002-07-16 Ericsson Inc. PLL loop filter with switched-capacitor resistor
US6466069B1 (en) * 2000-11-21 2002-10-15 Conexant Systems, Inc. Fast settling charge pump

Also Published As

Publication number Publication date
US20020000884A1 (en) 2002-01-03
EP1170869A3 (en) 2003-08-13
US6661293B2 (en) 2003-12-09
FI108688B (fi) 2002-02-28
EP1170869A2 (en) 2002-01-09

Similar Documents

Publication Publication Date Title
DE60131861D1 (de) Hochfrequenzverstärker
DE60020737D1 (de) Sic-einkristall und herstellungsverfahren dafür
DE60142251D1 (de) Hochfrequenzverstärker
FI20002652A (fi) Menetelmä suodattimen virittämiseksi
DE60132203D1 (de) Hochfrequenzverstärker
FI20000510A0 (fi) Taajuusmuuttaja
FI20001715A0 (fi) Rankoihin liittyvät järjestelyt ja menetelmät
FI20000292A0 (fi) Testausjärjestely ja testausmenetelmä
FI19992112A (fi) Synkronointimenetelmä ja -järjestely
FI20000410A0 (fi) Jäähdytyselementti ja menetelmä jäähdytyselementin valmistamiseksi
DE60025502D1 (de) Sic-einkristall und herstellungsverfahren dafür
FI20001557A0 (fi) Menetelmä ja järjestely taajuuden asettamiseksi
FI20011238A0 (fi) Menetelmä signaalin rajoittamiseksi ja lähetin
FI20000194A0 (fi) Menetelmä kaupankäynnissä
DE60024667D1 (de) Sic-einkristall und herstellungsverfahren dafür
FI20000794A0 (fi) Menetelmä ja laitteisto polyaniliinin valmistamiseksi
DE60025376D1 (de) Hochfrequenzverstärker
FI20010442A0 (fi) Menetelmä ja järjestely seulan seulomisvälineen puhdistamiseksi
FI980188A (fi) Viritysmenetelmä ja lähetinvastaanotinyksikkö
FI20001828A0 (fi) Menetelmä ja laite materiaalin jäähdyttämiseksi
FI20010301A (fi) Muurausmenetelmä ja järjestely sen toteuttamiseksi
FI20001913A0 (fi) Menetelmä ja järjestely häiriön vähentämiseksi
FI20000579A0 (fi) Menetelmä ja järjestely rakenne-elementtien kiinnittämiseksi
FI113855B (fi) Sovitelma ja menetelmä rainan levittämiseksi
FI990554A (fi) Monitorointimenetelmä ja monitorointijärjestely