FI106349B - Menetelmä ja laite syöttösykäyssarjan ilmaisemiseksi - Google Patents

Menetelmä ja laite syöttösykäyssarjan ilmaisemiseksi Download PDF

Info

Publication number
FI106349B
FI106349B FI935448A FI935448A FI106349B FI 106349 B FI106349 B FI 106349B FI 935448 A FI935448 A FI 935448A FI 935448 A FI935448 A FI 935448A FI 106349 B FI106349 B FI 106349B
Authority
FI
Finland
Prior art keywords
signal
phase
generating
organ
clock
Prior art date
Application number
FI935448A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI935448A (fi
FI935448A0 (fi
Inventor
Vassilis Koratzinos
Original Assignee
Texas Instruments Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Ltd filed Critical Texas Instruments Ltd
Publication of FI935448A publication Critical patent/FI935448A/fi
Publication of FI935448A0 publication Critical patent/FI935448A0/fi
Application granted granted Critical
Publication of FI106349B publication Critical patent/FI106349B/fi

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/025Systems for the transmission of digital non-picture data, e.g. of text during the active part of a television frame
    • H04N7/035Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal
    • H04N7/0352Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal for regeneration of the clock signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/04Speed or phase control by synchronisation signals
    • H04L7/041Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/044Speed or phase control by synchronisation signals using special codes as synchronising signal using a single bit, e.g. start stop bit
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/04Speed or phase control by synchronisation signals
    • H04L7/041Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/046Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Multimedia (AREA)
  • Television Systems (AREA)
  • Manipulation Of Pulses (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
FI935448A 1991-06-05 1993-12-03 Menetelmä ja laite syöttösykäyssarjan ilmaisemiseksi FI106349B (fi)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
GB9112131 1991-06-05
GB919112131A GB9112131D0 (en) 1991-06-05 1991-06-05 Method and apparatus for detecting a sequence of input pulses
GB9201018 1992-06-05
PCT/GB1992/001018 WO1992022171A1 (en) 1991-06-05 1992-06-05 Method and apparatus for detecting a sequence of clock reference pulses

Publications (3)

Publication Number Publication Date
FI935448A FI935448A (fi) 1993-12-03
FI935448A0 FI935448A0 (fi) 1993-12-03
FI106349B true FI106349B (fi) 2001-01-15

Family

ID=10696163

Family Applications (1)

Application Number Title Priority Date Filing Date
FI935448A FI106349B (fi) 1991-06-05 1993-12-03 Menetelmä ja laite syöttösykäyssarjan ilmaisemiseksi

Country Status (7)

Country Link
EP (1) EP0587680B1 (de)
JP (1) JP3399942B2 (de)
KR (1) KR100230026B1 (de)
DE (1) DE69223142T2 (de)
FI (1) FI106349B (de)
GB (1) GB9112131D0 (de)
WO (1) WO1992022171A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9210414D0 (en) * 1992-05-15 1992-07-01 Texas Instruments Ltd Method and apparatus for interfacing a serial data signal
US5619275A (en) * 1992-09-01 1997-04-08 Thomson Consumer Electronics, Inc. TV line and field detection apparatus with good noise immunity
DE4343951A1 (de) * 1993-12-22 1995-06-29 Inst Rundfunktechnik Gmbh Verfahren zum Empfangen von in einem Fernsehsignal übertragenen Teletextdaten
KR0178718B1 (ko) * 1994-06-10 1999-05-01 김광호 복합영상신호에 실린 디지탈데이타를 위한 검출클럭발생장치 및 검출클럭을 이용한 데이타검출장치
DE19904956C2 (de) * 1999-02-06 2001-05-10 Univ Dresden Tech Verfahren und Vorrichtung zur optimalen Einstellung des Abtastzeitpunktes bei digitaler Zusatzdatenübertragung in analogen TV-Kanälen
JP2004088623A (ja) * 2002-08-28 2004-03-18 Renesas Technology Corp 文字放送データ抜き取り装置
JP4682257B2 (ja) 2009-03-30 2011-05-11 富士通株式会社 受信装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3025356A1 (de) * 1980-07-04 1982-01-21 Deutsche Itt Industries Gmbh, 7800 Freiburg Schaltungsanordnung zur digitalen phasendifferenz-messung, deren verwendung in einer synchronisierschaltung und entsprechende synchronisierschaltung
JPS5986385A (ja) * 1982-11-09 1984-05-18 Toshiba Corp サンプリングパルス生成回路
EP0271218B1 (de) * 1986-11-11 1994-06-29 Matsushita Electric Industrial Co., Ltd. Bitsynchronisierungseinstellung in einer Daten-Sende/Empfangsanlage
US4984249A (en) * 1989-05-26 1991-01-08 First Pacific Networks Method and apparatus for synchronizing digital data symbols

Also Published As

Publication number Publication date
JPH06508243A (ja) 1994-09-14
WO1992022171A1 (en) 1992-12-10
FI935448A (fi) 1993-12-03
FI935448A0 (fi) 1993-12-03
EP0587680A1 (de) 1994-03-23
KR100230026B1 (ko) 1999-11-15
GB9112131D0 (en) 1991-07-24
DE69223142T2 (de) 1998-05-14
JP3399942B2 (ja) 2003-04-28
EP0587680B1 (de) 1997-11-12
DE69223142D1 (de) 1997-12-18

Similar Documents

Publication Publication Date Title
FI106349B (fi) Menetelmä ja laite syöttösykäyssarjan ilmaisemiseksi
US20020009177A1 (en) Energy dispersive X-ray analyzer
JP3694529B2 (ja) ディジタルテレビジョンの同期化
JPS5746553A (en) Code synchronizing device
SE431279B (sv) Digital overforingsanleggning
EP0247720A2 (de) Einrichtung zum Ableiten eines Taktsignals
FI80179B (fi) Ledning av ramintervallsignaler.
US4631587A (en) Field responsive vertical pulse generator
FI84547C (fi) Signallaosning.
KR0136568B1 (ko) D2 mac신호의 프레임동기검출방법 및 장치
CN101115179B (zh) 图文电视数据切割器和输入信号的方法
JP2776391B2 (ja) ポインタ処理装置
KR960001028B1 (ko) 고선명 텔레비젼용 디지탈 오디오 기기의 동기 신호 검출장치
SU658788A1 (ru) Устройство дл приема селективного вызова
SU498752A1 (ru) Устройство синхронизации по циклам
SU951738A2 (ru) Устройство цикловой синхронизации (его варианты)
US6307904B1 (en) Clock recovery circuit
SU987836A1 (ru) Устройство цикловой синхронизации
CA1266728A (en) Frame code converter
JP2573766B2 (ja) 映像信号送受信装置
KR100207644B1 (ko) 섹터동기신호 발생방법 및 장치
KR100208931B1 (ko) 다수개의 폴링-에지 검출회로를 가진 알엠브이디 장치
US4018991A (en) Multifrequency signal parity detector
SU864586A1 (ru) Устройство цикловой синхронизации (его варианты)
JP2953977B2 (ja) 回線障害監視回路