ES8104595A1 - Un mecanismo de acoplamiento de datos para acoplar una lineageneral de datos de m octetos con una linea general de datosde n octetos - Google Patents

Un mecanismo de acoplamiento de datos para acoplar una lineageneral de datos de m octetos con una linea general de datosde n octetos

Info

Publication number
ES8104595A1
ES8104595A1 ES493788A ES493788A ES8104595A1 ES 8104595 A1 ES8104595 A1 ES 8104595A1 ES 493788 A ES493788 A ES 493788A ES 493788 A ES493788 A ES 493788A ES 8104595 A1 ES8104595 A1 ES 8104595A1
Authority
ES
Spain
Prior art keywords
byte data
storage units
interfacing
interface mechanism
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES493788A
Other languages
English (en)
Other versions
ES493788A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES493788A0 publication Critical patent/ES493788A0/es
Publication of ES8104595A1 publication Critical patent/ES8104595A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

DISPOSITIVO DE ACOPLAMIENTO DE DATOS. CONSTA DE UNA UNIDAD (22) DE MEMORIA DE ACCESO DOBLE, COMPUESTA POR VARIAS UNIDADES DE MEMORIA DE ACCESO ALEATORIO INDEPENDIENTES; EL NUMERO DE ESTAS UNIDADES ES EL COCIENTE ENTRE M, QUE INDICA EL ANCHO DE LINEA GENERAL (34) DE DATOS DE ORDENADOR CENTRAL, Y N, QUE INDICA EL ANCHO DE LINEA GENERAL (37) DE DATOS DEL MICROORDENADOR. COMPRENDE, TAMBIEN, DOS EXCITADORES (40, 41) DE TRANSFERENCIA DE DATOS DE N OCTETOS, QUE SE ACTIVAN CUANDO TRANSFIEREN DATOS ENTRE LAS UNIDADES DE MEMORIA (22A, 22B) Y LA LINEA GENERAL (37) DE DATOS DEL MICROORDENADOR; OTROS DOS EXCITADORES (44, 45) DE TRANSFERENCIA DE DATOS DE M OCTETOS, TRANSFIEREN DATOS A O DESDE AMBAS UNIDADES (22A, 22B) DE MEMORIA DE MODO SIMULTANEO. DE APLICACION EN EL ACOPLAMIENTO DE UNIDADES DE ENTRADA/SALIDA A UN ORDENADOR CENTRAL.
ES493788A 1979-07-30 1980-07-29 Un mecanismo de acoplamiento de datos para acoplar una lineageneral de datos de m octetos con una linea general de datosde n octetos Expired ES8104595A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/062,261 US4309754A (en) 1979-07-30 1979-07-30 Data interface mechanism for interfacing bit-parallel data buses of different bit width

Publications (2)

Publication Number Publication Date
ES493788A0 ES493788A0 (es) 1981-04-01
ES8104595A1 true ES8104595A1 (es) 1981-04-01

Family

ID=22041301

Family Applications (1)

Application Number Title Priority Date Filing Date
ES493788A Expired ES8104595A1 (es) 1979-07-30 1980-07-29 Un mecanismo de acoplamiento de datos para acoplar una lineageneral de datos de m octetos con una linea general de datosde n octetos

Country Status (8)

Country Link
US (1) US4309754A (es)
EP (1) EP0023568B1 (es)
JP (1) JPS5621220A (es)
AU (1) AU534660B2 (es)
BR (1) BR8004754A (es)
CA (1) CA1148266A (es)
DE (1) DE3067120D1 (es)
ES (1) ES8104595A1 (es)

Families Citing this family (110)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5652454A (en) * 1979-10-05 1981-05-11 Hitachi Ltd Input/output control method of variable word length memory
US5146572A (en) * 1980-11-17 1992-09-08 International Business Machines Corporation Multiple data format interface
US4471458A (en) * 1981-06-18 1984-09-11 Allied Corporation Computer interface
US4534011A (en) * 1982-02-02 1985-08-06 International Business Machines Corporation Peripheral attachment interface for I/O controller having cycle steal and off-line modes
US4509113A (en) * 1982-02-02 1985-04-02 International Business Machines Corporation Peripheral interface adapter circuit for use in I/O controller card having multiple modes of operation
US4503500A (en) * 1982-02-11 1985-03-05 Texas Instruments Incorporated Microcomputer with bus interchange module
US4577282A (en) 1982-02-22 1986-03-18 Texas Instruments Incorporated Microcomputer system for digital signal processing
US4667305A (en) * 1982-06-30 1987-05-19 International Business Machines Corporation Circuits for accessing a variable width data bus with a variable width data field
US4724518A (en) * 1983-07-29 1988-02-09 Hewlett-Packard Company Odd/even storage in cache memory
US5038277A (en) * 1983-11-07 1991-08-06 Digital Equipment Corporation Adjustable buffer for data communications in a data processing system
US4654820A (en) * 1983-11-30 1987-03-31 At&T Bell Laboratories Interrupt bus structure
US4788656A (en) * 1984-05-25 1988-11-29 The Johns Hopkins University Cache memory and pre-processor
KR900007564B1 (ko) * 1984-06-26 1990-10-15 모토로라 인코포레이티드 동적 버스를 갖는 데이터 처리기
US4716527A (en) * 1984-12-10 1987-12-29 Ing. C. Olivetti Bus converter
JPS61138333A (ja) * 1984-12-10 1986-06-25 Nec Corp 演算モジユ−ル
US4918597A (en) * 1984-12-14 1990-04-17 Alcatel Usa Corp. Adaptive interface for transferring segmented message between device and microcomputer on line division multiplexed bus
BG39765A1 (en) * 1985-02-14 1986-08-15 Turlakov Device for connecting 8- degree and 16- degree modules to 16- degree microprocessor system
US4847759A (en) * 1985-03-18 1989-07-11 International Business Machines Corp. Register selection mechanism and organization of an instruction prefetch buffer
US4744078A (en) * 1985-05-13 1988-05-10 Gould Inc. Multiple path multiplexed host to network data communication system
US4683534A (en) * 1985-06-17 1987-07-28 Motorola, Inc. Method and apparatus for interfacing buses of different sizes
US4853850A (en) * 1985-09-10 1989-08-01 Krass Jr James E Vehicle computer diagnostic interface apparatus
JPH071496B2 (ja) * 1985-11-05 1995-01-11 ソニー株式会社 制御方法及び制御装置
IT1182683B (it) * 1985-11-14 1987-10-05 Olivetti & Co Spa Stazione di lavoro per l'elaborazione di dati integrata con un terminale per il servizio teletex
IT1184013B (it) * 1985-12-13 1987-10-22 Elsag Memoria ad elevata capacita accessibile a diverse agenti
US4937785A (en) * 1985-12-31 1990-06-26 Schlumberger Technologies, Inc. Visual signal processing backplane bus
US4959782A (en) * 1986-10-29 1990-09-25 United Technologies Corporation Access arbitration for an input-output controller
JPS63255759A (ja) * 1987-04-14 1988-10-24 Mitsubishi Electric Corp 制御システム
EP0290172A3 (en) * 1987-04-30 1991-01-16 Advanced Micro Devices, Inc. Bidirectional fifo with variable byte boundary and data path width change
US4935894A (en) * 1987-08-31 1990-06-19 Motorola, Inc. Multi-processor, multi-bus system with bus interface comprising FIFO register stocks for receiving and transmitting data and control information
US5243701A (en) * 1987-09-17 1993-09-07 Mitsubishi Denki Kabushiki Kaisha Method of and system for processing data having bit length variable with modes of operation
US4954983A (en) * 1987-10-13 1990-09-04 Tektronix, Inc. Data driver for multiple mode buffered processor-peripheral data transfer with selective return of data to processor
GB2211326B (en) * 1987-10-16 1991-12-11 Hitachi Ltd Address bus control apparatus
US5142672A (en) * 1987-12-15 1992-08-25 Advanced Micro Devices, Inc. Data transfer controller incorporating direct memory access channels and address mapped input/output windows
US5317715A (en) * 1987-12-15 1994-05-31 Advanced Micro Devices, Inc. Reduced instruction set computer system including apparatus and method for coupling a high performance RISC interface to a peripheral bus having different performance characteristics
JPH01246602A (ja) * 1988-03-29 1989-10-02 Mitsubishi Electric Corp プログラマブルコントローラ用特殊機能ユニット
US5193196A (en) * 1988-04-04 1993-03-09 Hitachi, Ltd. Process request arbitration system which preferentially maintains previously selected process request upon receipt of a subsequent request of identical priority
EP0353942A3 (en) * 1988-08-02 1991-01-16 Advanced Micro Devices, Inc. A ripple-through fifo memory
GB2222471B (en) * 1988-08-29 1992-12-09 Mitsubishi Electric Corp Ic card with switchable bus structure
JP2539012B2 (ja) * 1988-09-28 1996-10-02 富士通株式会社 メモリカ―ド
US5123092A (en) * 1988-10-21 1992-06-16 Zenith Data Systems Corporation External expansion bus interface
GB2226665A (en) * 1988-12-30 1990-07-04 Copam Electronics Corp Computer memory structure
US5163833A (en) * 1989-04-14 1992-11-17 Digital Communications Associates, Inc. Dual personal computer architecture peripheral adapter board
US5162675A (en) * 1989-04-14 1992-11-10 Digital Communications Associates, Inc. Dual personal computer architecture peripheral adapter board and circuit
US5261073A (en) * 1989-05-05 1993-11-09 Wang Laboratories, Inc. Method and apparatus for providing memory system status signals
US6564308B2 (en) 1989-05-05 2003-05-13 Samsung Electronics Co. Ltd. Multiple mode memory module
US5307469A (en) * 1989-05-05 1994-04-26 Wang Laboratories, Inc. Multiple mode memory module
US5119498A (en) * 1989-06-12 1992-06-02 International Business Machines Corporation Feature board with automatic adjustment to one of two bus widths based on sensing power level at one connection contact
GB2234093B (en) * 1989-06-21 1992-01-15 Stratum Technology Limited Data store connection
EP0645685A3 (en) * 1989-08-31 1995-11-02 Yokogawa Electric Corp Control method for an online computer for implementing and readressing a translated program from the collection of programs stored in memory.
US5170477A (en) * 1989-10-31 1992-12-08 Ibm Corporation Odd boundary address aligned direct memory acess device and method
US5278974A (en) * 1989-12-04 1994-01-11 Digital Equipment Corporation Method and apparatus for the dynamic adjustment of data transfer timing to equalize the bandwidths of two buses in a computer system having different bandwidths
US5233692A (en) * 1990-04-06 1993-08-03 Micro Technology, Inc. Enhanced interface permitting multiple-byte parallel transfers of control information and data on a small computer system interface (SCSI) communication bus and a mass storage system incorporating the enhanced interface
US5115411A (en) * 1990-06-06 1992-05-19 Ncr Corporation Dual port memory system
WO1992001987A1 (en) * 1990-07-16 1992-02-06 Tekstar Systems Corporation Interface system for data transfer with remote peripheral independently of host processor backplane
CA2087735A1 (en) * 1990-07-20 1992-01-21 Yuan Shi System for high-level virtual computer with heterogeneous operating systems
KR0181471B1 (ko) * 1990-07-27 1999-05-15 윌리암 피.브레이든 컴퓨터 데이타 경로배정 시스템
US5471639A (en) * 1990-10-24 1995-11-28 At&T Global Information Solutions Company Apparatus for arbitrating for a high speed direct memory access bus
JP2646854B2 (ja) * 1990-12-18 1997-08-27 三菱電機株式会社 マイクロプロセッサ
CA2067599A1 (en) * 1991-06-10 1992-12-11 Bruce Alan Smith Personal computer with riser connector for alternate master
US5379381A (en) * 1991-08-12 1995-01-03 Stratus Computer, Inc. System using separate transfer circuits for performing different transfer operations respectively and scanning I/O devices status upon absence of both operations
JP2541767B2 (ja) * 1992-11-12 1996-10-09 インターナショナル・ビジネス・マシーンズ・コーポレイション スマ―ト・バス制御ユニット
EP0597601A1 (en) * 1992-11-13 1994-05-18 National Semiconductor Corporation Reflexively sizing memory bus interface
US5649162A (en) * 1993-05-24 1997-07-15 Micron Electronics, Inc. Local bus interface
US5550972A (en) * 1993-06-30 1996-08-27 Microsoft Corporation Method and apparatus for efficient transfer of data to memory
US5373467A (en) * 1993-11-10 1994-12-13 Silicon Storage Technology, Inc. Solid state memory device capable of providing data signals on 2N data lines or N data lines
US5649127A (en) * 1994-05-04 1997-07-15 Samsung Semiconductor, Inc. Method and apparatus for packing digital data
US5559969A (en) * 1994-08-09 1996-09-24 Unisys Corporation Method and apparatus for efficiently interfacing variable width data streams to a fixed width memory
US5832216A (en) * 1994-11-04 1998-11-03 Texas Instruments Incorporated Network adapter having single ported memory which is accessible by network and peripheral bus on a time division multiplexed (TDM) basis
JPH09204243A (ja) * 1996-01-29 1997-08-05 Fujitsu Ltd データ転送方法
US5875482A (en) * 1996-06-06 1999-02-23 Motorola, Inc. Method and apparatus for programmable chip select negation in a data processing system
JPH1078934A (ja) * 1996-07-01 1998-03-24 Sun Microsyst Inc パケット切替えコンピュータ・システムのマルチサイズ・バス結合システム
JPH1079744A (ja) * 1996-09-04 1998-03-24 Mitsubishi Electric Corp 通信装置
JP3645044B2 (ja) * 1996-10-01 2005-05-11 株式会社ルネサステクノロジ マイクロコンピュータ
US5822766A (en) * 1997-01-09 1998-10-13 Unisys Corporation Main memory interface for high speed data transfer
US5970253A (en) * 1997-01-09 1999-10-19 Unisys Corporation Priority logic for selecting and stacking data
EP0862348A1 (en) 1997-02-28 1998-09-02 Alcatel Interfacing device to extract M sets of bits out of N sets of bits, control unit and logical cell
ATE224559T1 (de) * 1997-02-28 2002-10-15 Cit Alcatel Schnittstellenvorrichtung zur ersetzung von m sätzen von bits aus n sätzen von bits, mit steuereinrichtung und logischer zelle
WO1999021127A1 (fr) * 1997-10-17 1999-04-29 I-O Data Device Inc. Support sous forme de carte et carte pour ordinateur personnel
JPH11184834A (ja) * 1997-12-25 1999-07-09 Sanyo Electric Co Ltd マイクロコンピュータ
US6674551B1 (en) * 1998-10-27 2004-01-06 Canon Kabushiki Kaisha Image processing device and image processing method
US6633996B1 (en) 2000-04-13 2003-10-14 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus architecture
US6691257B1 (en) 2000-04-13 2004-02-10 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus protocol and method for using the same
US6820213B1 (en) 2000-04-13 2004-11-16 Stratus Technologies Bermuda, Ltd. Fault-tolerant computer system with voter delay buffer
US6735715B1 (en) 2000-04-13 2004-05-11 Stratus Technologies Bermuda Ltd. System and method for operating a SCSI bus with redundant SCSI adaptors
US6687851B1 (en) 2000-04-13 2004-02-03 Stratus Technologies Bermuda Ltd. Method and system for upgrading fault-tolerant systems
US6708283B1 (en) 2000-04-13 2004-03-16 Stratus Technologies, Bermuda Ltd. System and method for operating a system with redundant peripheral bus controllers
US6948010B2 (en) 2000-12-20 2005-09-20 Stratus Technologies Bermuda Ltd. Method and apparatus for efficiently moving portions of a memory block
US6766479B2 (en) 2001-02-28 2004-07-20 Stratus Technologies Bermuda, Ltd. Apparatus and methods for identifying bus protocol violations
US20030002474A1 (en) * 2001-03-21 2003-01-02 Thomas Alexander Multi-stream merge network for data width conversion and multiplexing
US7065672B2 (en) * 2001-03-28 2006-06-20 Stratus Technologies Bermuda Ltd. Apparatus and methods for fault-tolerant computing using a switching fabric
US7020726B2 (en) * 2001-05-24 2006-03-28 Lsi Logic Corporation Methods and apparatus for signaling to switch between different bus bandwidths
US6996750B2 (en) 2001-05-31 2006-02-07 Stratus Technologies Bermuda Ltd. Methods and apparatus for computer bus error termination
US6657914B1 (en) * 2001-07-19 2003-12-02 Inapac Technology, Inc. Configurable addressing for multiple chips in a package
US6633944B1 (en) * 2001-10-31 2003-10-14 Lsi Logic Corporation AHB segmentation bridge between busses having different native data widths
KR100449721B1 (ko) * 2002-05-20 2004-09-22 삼성전자주식회사 서로 다른 데이터 버스 폭을 갖는 장치들을 위한인터페이스 및 이를 이용한 데이터 전송방법
US7000136B1 (en) 2002-06-21 2006-02-14 Pmc-Sierra, Inc. Efficient variably-channelized SONET multiplexer and payload mapper
KR100450680B1 (ko) * 2002-07-29 2004-10-01 삼성전자주식회사 버스 대역폭을 증가시키기 위한 메모리 컨트롤러, 이를이용한 데이터 전송방법 및 이를 구비하는 컴퓨터 시스템
US7103701B2 (en) * 2002-09-23 2006-09-05 Hewlett-Packard Development Company, L.P. Memory bus interface
US7975094B2 (en) * 2004-04-15 2011-07-05 Marvell International Technology Ltd. Programmable I/O interface
US7579683B1 (en) * 2004-06-29 2009-08-25 National Semiconductor Corporation Memory interface optimized for stacked configurations
US7283418B2 (en) * 2005-07-26 2007-10-16 Micron Technology, Inc. Memory device and method having multiple address, data and command buses
KR101364443B1 (ko) * 2007-01-31 2014-02-17 삼성전자주식회사 메모리 시스템, 이 시스템을 위한 메모리 제어기와 메모리,이 시스템의 신호 구성 방법
US8411734B2 (en) 2007-02-06 2013-04-02 Microsoft Corporation Scalable multi-thread video decoding
US9648325B2 (en) 2007-06-30 2017-05-09 Microsoft Technology Licensing, Llc Video decoding implementations for a graphics processing unit
US8885729B2 (en) 2010-12-13 2014-11-11 Microsoft Corporation Low-latency video decoding
US9706214B2 (en) 2010-12-24 2017-07-11 Microsoft Technology Licensing, Llc Image and video decoding implementations
MX2013015154A (es) 2011-06-30 2014-03-27 Microsoft Corp Reduccion de latencia en codificacion y descodificacion de video.
US8731067B2 (en) 2011-08-31 2014-05-20 Microsoft Corporation Memory management for video decoding
US9819949B2 (en) 2011-12-16 2017-11-14 Microsoft Technology Licensing, Llc Hardware-accelerated decoding of scalable video bitstreams
US10388362B1 (en) * 2018-05-08 2019-08-20 Micron Technology, Inc. Half-width, double pumped data path

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3638195A (en) * 1970-04-13 1972-01-25 Battelle Development Corp Digital communication interface
US3745532A (en) * 1970-05-27 1973-07-10 Hughes Aircraft Co Modular digital processing equipment
US3739352A (en) * 1971-06-28 1973-06-12 Burroughs Corp Variable word width processor control
US3976979A (en) * 1974-01-02 1976-08-24 Honeywell Information Systems, Inc. Coupler for providing data transfer between host and remote data processing units
FR111566A (es) * 1974-10-04
US4145751A (en) * 1974-10-30 1979-03-20 Motorola, Inc. Data direction register for interface adaptor chip
JPS5176028A (en) * 1974-12-26 1976-07-01 Fujitsu Ltd Batsufua memoriseigyohoshiki
US4090237A (en) * 1976-09-03 1978-05-16 Bell Telephone Laboratories, Incorporated Processor circuit
US4092728A (en) * 1976-11-29 1978-05-30 Rca Corporation Parallel access memory system
DE2656086C2 (de) * 1976-12-10 1986-08-28 Siemens AG, 1000 Berlin und 8000 München Rechenanlage
US4144562A (en) * 1977-06-23 1979-03-13 Ncr Corporation System and method for increasing microprocessor output data rate
US4131940A (en) * 1977-07-25 1978-12-26 International Business Machines Corporation Channel data buffer apparatus for a digital data processing system
US4135242A (en) * 1977-11-07 1979-01-16 Ncr Corporation Method and processor having bit-addressable scratch pad memory
JPS5474640A (en) * 1977-11-28 1979-06-14 Hitachi Ltd Channel unit

Also Published As

Publication number Publication date
CA1148266A (en) 1983-06-14
AU5908280A (en) 1981-02-05
US4309754A (en) 1982-01-05
DE3067120D1 (en) 1984-04-26
BR8004754A (pt) 1981-02-10
JPS5757739B2 (es) 1982-12-06
AU534660B2 (en) 1984-02-09
EP0023568B1 (en) 1984-03-21
ES493788A0 (es) 1981-04-01
JPS5621220A (en) 1981-02-27
EP0023568A2 (en) 1981-02-11
EP0023568A3 (en) 1981-08-12

Similar Documents

Publication Publication Date Title
ES8104595A1 (es) Un mecanismo de acoplamiento de datos para acoplar una lineageneral de datos de m octetos con una linea general de datosde n octetos
ES8103406A1 (es) Mejora en un aparato de memoria intermedia de datos, alter- nativa
JPS5668859A (en) Communication system between computer systems
DE3279851D1 (en) Hierarchical data storage system for digital computers
AU8678882A (en) Plug in units for computer
ES8303747A1 (es) "un aparato de tratamiento de datos, perfeccionado".
AU566662B2 (en) Digital tester local memory data storage
YU253681A (en) Complete digital line circuit with a high intergration (lsi) for analog lines
AU1349983A (en) Data transfer unit
AU1796283A (en) Data storage apparatus
YU128480A (en) Arrangement for supervising faults at data transfer between computers
DE3174093D1 (en) Information processing apparatus with data transfer between external memories
JPS6414631A (en) Analog bus connecting system
EP0058011A3 (en) Word processing system
AU546660B2 (en) Data transfer system
GB2048018B (en) Binary data transmission system with data symbol coding
GB2036484B (en) Method and an arrangement for reducing the demand on the number of transferred bits when transferring pcm information
ES8106062A1 (es) Sistema de interconexion del tipo de cola circular
GB2054222B (en) Digital data sorter
JPS575139A (en) Data transfer system between standard buses
JPS5533214A (en) Information processing system
ES2002300A6 (es) Un sistema de tratamiento de datos, particularmente para ordenadores de escala ultra grande destinados a realizar calculos cientificos
DE3066315D1 (en) Digital data transmission systems
DE3071822D1 (en) High performance i/o controller for transferring data between a host processor and multiple i/o units
GB2063629B (en) Digital data transmission systems

Legal Events

Date Code Title Description
MM4A Patent lapsed

Effective date: 19960401