ES406107A1 - Un procedimiento para la fabricacion de modulos de multi- ples capas de circuitos integrados de vidrio y metal. - Google Patents
Un procedimiento para la fabricacion de modulos de multi- ples capas de circuitos integrados de vidrio y metal.Info
- Publication number
- ES406107A1 ES406107A1 ES406107A ES406107A ES406107A1 ES 406107 A1 ES406107 A1 ES 406107A1 ES 406107 A ES406107 A ES 406107A ES 406107 A ES406107 A ES 406107A ES 406107 A1 ES406107 A1 ES 406107A1
- Authority
- ES
- Spain
- Prior art keywords
- forming
- layer glass
- refractory substrate
- integral mounting
- glass
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000758 substrate Substances 0.000 title abstract 3
- 238000000034 method Methods 0.000 title abstract 2
- 239000002184 metal Substances 0.000 title 1
- 239000011521 glass Substances 0.000 abstract 3
- 238000000151 deposition Methods 0.000 abstract 2
- 238000001465 metallisation Methods 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4647—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits by applying an insulating layer around previously made via studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01012—Magnesium [Mg]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01067—Holmium [Ho]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01088—Radium [Ra]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0733—Method for plating stud vias, i.e. massive vias formed by plating the bottom of a hole without plating on the walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
- H05K3/205—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4664—Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4664—Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders
- H05K3/4667—Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders characterized by using an inorganic intermediate insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/467—Adding a circuit layer by thin film methods
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49158—Manufacturing circuit on or in base with molding of insulated base
- Y10T29/4916—Simultaneous circuit manufacturing
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17553071A | 1971-08-27 | 1971-08-27 | |
US05/175,529 US3968193A (en) | 1971-08-27 | 1971-08-27 | Firing process for forming a multilayer glass-metal module |
Publications (1)
Publication Number | Publication Date |
---|---|
ES406107A1 true ES406107A1 (es) | 1976-01-16 |
Family
ID=26871300
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES406107A Expired ES406107A1 (es) | 1971-08-27 | 1972-08-25 | Un procedimiento para la fabricacion de modulos de multi- ples capas de circuitos integrados de vidrio y metal. |
Country Status (7)
Country | Link |
---|---|
US (2) | US3968193A (es) |
BE (1) | BE787292A (es) |
CA (1) | CA973979A (es) |
CH (1) | CH542569A (es) |
ES (1) | ES406107A1 (es) |
FR (1) | FR2150923B1 (es) |
GB (2) | GB1366602A (es) |
Families Citing this family (77)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3961414A (en) * | 1972-06-09 | 1976-06-08 | International Business Machines Corporation | Semiconductor structure having metallization inlaid in insulating layers and method for making same |
GB1445591A (en) * | 1973-03-24 | 1976-08-11 | Int Computers Ld | Mounting integrated circuit elements |
US4016463A (en) * | 1973-10-17 | 1977-04-05 | Amdahl Corporation | High density multilayer printed circuit card assembly and method |
US3918148A (en) * | 1974-04-15 | 1975-11-11 | Ibm | Integrated circuit chip carrier and method for forming the same |
US3959579A (en) * | 1974-08-19 | 1976-05-25 | International Business Machines Corporation | Apertured semi-conductor device mounted on a substrate |
US3952231A (en) * | 1974-09-06 | 1976-04-20 | International Business Machines Corporation | Functional package for complex electronic systems with polymer-metal laminates and thermal transposer |
JPS5328266A (en) * | 1976-08-13 | 1978-03-16 | Fujitsu Ltd | Method of producing multilayer ceramic substrate |
JPS53129863A (en) * | 1977-04-19 | 1978-11-13 | Fujitsu Ltd | Multilayer printed board |
US4196508A (en) * | 1977-09-01 | 1980-04-08 | Honeywell Inc. | Durable insulating protective layer for hybrid CCD/mosaic IR detector array |
FR2404990A1 (fr) * | 1977-10-03 | 1979-04-27 | Cii Honeywell Bull | Substrat d'interconnexion de composants electroniques a circuits integres, muni d'un dispositif de reparation |
US4193082A (en) * | 1978-06-23 | 1980-03-11 | International Business Machines Corporation | Multi-layer dielectric structure |
EP0006444B1 (de) * | 1978-06-23 | 1982-12-22 | International Business Machines Corporation | Vielschichtiges, dielektrisches Substrat |
US4221047A (en) * | 1979-03-23 | 1980-09-09 | International Business Machines Corporation | Multilayered glass-ceramic substrate for mounting of semiconductor device |
US4261096A (en) * | 1979-03-30 | 1981-04-14 | Harris Corporation | Process for forming metallic ground grid for integrated circuits |
JPS55130198A (en) * | 1979-03-30 | 1980-10-08 | Hitachi Ltd | Hybrid integrated circuit board for tuner |
US4245273A (en) * | 1979-06-29 | 1981-01-13 | International Business Machines Corporation | Package for mounting and interconnecting a plurality of large scale integrated semiconductor devices |
US4313900A (en) * | 1980-06-26 | 1982-02-02 | International Business Machines Corp. | Method of forming a ceramic article with a glassy surface |
US4302625A (en) * | 1980-06-30 | 1981-11-24 | International Business Machines Corp. | Multi-layer ceramic substrate |
US4336088A (en) * | 1980-06-30 | 1982-06-22 | International Business Machines Corp. | Method of fabricating an improved multi-layer ceramic substrate |
US4340436A (en) * | 1980-07-14 | 1982-07-20 | International Business Machines Corporation | Process for flattening glass-ceramic substrates |
US4467400A (en) * | 1981-01-16 | 1984-08-21 | Burroughs Corporation | Wafer scale integrated circuit |
US4441075A (en) * | 1981-07-02 | 1984-04-03 | International Business Machines Corporation | Circuit arrangement which permits the testing of each individual chip and interchip connection in a high density packaging structure having a plurality of interconnected chips, without any physical disconnection |
DE3150435A1 (de) * | 1981-12-19 | 1983-06-30 | Bosch Gmbh Robert | Verfahren zum herstellen eines elektrischen bauteils |
US4503386A (en) * | 1982-04-20 | 1985-03-05 | International Business Machines Corporation | Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks |
US4430365A (en) * | 1982-07-22 | 1984-02-07 | International Business Machines Corporation | Method for forming conductive lines and vias |
US4649417A (en) * | 1983-09-22 | 1987-03-10 | International Business Machines Corporation | Multiple voltage integrated circuit packaging substrate |
US4727410A (en) * | 1983-11-23 | 1988-02-23 | Cabot Technical Ceramics, Inc. | High density integrated circuit package |
US4612601A (en) * | 1983-11-30 | 1986-09-16 | Nec Corporation | Heat dissipative integrated circuit chip package |
US4526859A (en) * | 1983-12-12 | 1985-07-02 | International Business Machines Corporation | Metallization of a ceramic substrate |
US4555285A (en) * | 1983-12-14 | 1985-11-26 | International Business Machines Corporation | Forming patterns in metallic or ceramic substrates |
US4552615A (en) * | 1984-05-21 | 1985-11-12 | International Business Machines Corporation | Process for forming a high density metallurgy system on a substrate and structure thereof |
US4630096A (en) * | 1984-05-30 | 1986-12-16 | Motorola, Inc. | High density IC module assembly |
JPS6112054A (ja) * | 1984-06-22 | 1986-01-20 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | 半導体パツケ−ジ製造方法 |
US4665468A (en) * | 1984-07-10 | 1987-05-12 | Nec Corporation | Module having a ceramic multi-layer substrate and a multi-layer circuit thereupon, and process for manufacturing the same |
FR2567709B1 (fr) * | 1984-07-11 | 1990-11-09 | Nec Corp | Ensemble a paillette comprenant un substrat de cablage multi-couche |
JPS6156493A (ja) * | 1984-08-28 | 1986-03-22 | 日本電気株式会社 | 多層回路基板の電源配線構造 |
US4645552A (en) * | 1984-11-19 | 1987-02-24 | Hughes Aircraft Company | Process for fabricating dimensionally stable interconnect boards |
JPS61296800A (ja) * | 1985-06-25 | 1986-12-27 | 日本電気株式会社 | 設計変更用電極 |
JPH0634452B2 (ja) * | 1985-08-05 | 1994-05-02 | 株式会社日立製作所 | セラミツクス回路基板 |
US4874721A (en) * | 1985-11-11 | 1989-10-17 | Nec Corporation | Method of manufacturing a multichip package with increased adhesive strength |
US4725333A (en) * | 1985-12-20 | 1988-02-16 | Olin Corporation | Metal-glass laminate and process for producing same |
US4687540A (en) * | 1985-12-20 | 1987-08-18 | Olin Corporation | Method of manufacturing glass capacitors and resulting product |
US4700473A (en) * | 1986-01-03 | 1987-10-20 | Motorola Inc. | Method of making an ultra high density pad array chip carrier |
US4663186A (en) * | 1986-04-24 | 1987-05-05 | International Business Machines Corporation | Screenable paste for use as a barrier layer on a substrate during maskless cladding |
WO1988005959A1 (en) * | 1987-02-04 | 1988-08-11 | Coors Porcelain Company | Ceramic substrate with conductively-filled vias and method for producing |
US5212352A (en) * | 1987-07-31 | 1993-05-18 | Texas Instruments Incorporated | Self-aligned tungsten-filled via |
JPH02168662A (ja) * | 1988-09-07 | 1990-06-28 | Hitachi Ltd | チップキャリア |
JP2665557B2 (ja) * | 1988-09-14 | 1997-10-22 | 日本特殊陶業株式会社 | セラミック本体と外部端子の接合構造体 |
CA2002213C (en) * | 1988-11-10 | 1999-03-30 | Iwona Turlik | High performance integrated circuit chip package and method of making same |
US5192716A (en) * | 1989-01-25 | 1993-03-09 | Polylithics, Inc. | Method of making a extended integration semiconductor structure |
US5219669A (en) * | 1990-04-26 | 1993-06-15 | International Business Machines Corporation | Layer thin film wiring process featuring self-alignment of vias |
US5338900A (en) * | 1991-03-06 | 1994-08-16 | International Business Machines Corporation | Structures for electrically conductive decals filled with inorganic insulator material |
US5334804A (en) * | 1992-11-17 | 1994-08-02 | Fujitsu Limited | Wire interconnect structures for connecting an integrated circuit to a substrate |
US5450290A (en) * | 1993-02-01 | 1995-09-12 | International Business Machines Corporation | Printed circuit board with aligned connections and method of making same |
TW276356B (es) * | 1994-06-24 | 1996-05-21 | Ibm | |
US5665989A (en) * | 1995-01-03 | 1997-09-09 | Lsi Logic | Programmable microsystems in silicon |
US6143640A (en) | 1997-09-23 | 2000-11-07 | International Business Machines Corporation | Method of fabricating a stacked via in copper/polyimide beol |
JP3226489B2 (ja) * | 1998-02-19 | 2001-11-05 | 日東電工株式会社 | 回路付きサスペンション基板 |
US6432564B1 (en) | 1999-08-12 | 2002-08-13 | Mini Systems, Inc. | Surface preparation of a substrate for thin film metallization |
JP3973340B2 (ja) * | 1999-10-05 | 2007-09-12 | Necエレクトロニクス株式会社 | 半導体装置、配線基板、及び、それらの製造方法 |
US6412786B1 (en) * | 1999-11-24 | 2002-07-02 | United Microelectronics Corp. | Die seal ring |
JP2001332859A (ja) * | 2000-05-22 | 2001-11-30 | Murata Mfg Co Ltd | 積層型セラミック電子部品およびその製造方法ならびに電子装置 |
US20040032931A1 (en) * | 2002-08-13 | 2004-02-19 | International Business Machines Corporation | X-ray alignment system for fabricaing electronic chips |
US7608789B2 (en) * | 2004-08-12 | 2009-10-27 | Epcos Ag | Component arrangement provided with a carrier substrate |
DE102005008514B4 (de) * | 2005-02-24 | 2019-05-16 | Tdk Corporation | Mikrofonmembran und Mikrofon mit der Mikrofonmembran |
DE102005008511B4 (de) * | 2005-02-24 | 2019-09-12 | Tdk Corporation | MEMS-Mikrofon |
DE102005008512B4 (de) | 2005-02-24 | 2016-06-23 | Epcos Ag | Elektrisches Modul mit einem MEMS-Mikrofon |
DE102005053767B4 (de) * | 2005-11-10 | 2014-10-30 | Epcos Ag | MEMS-Mikrofon, Verfahren zur Herstellung und Verfahren zum Einbau |
DE102005053765B4 (de) * | 2005-11-10 | 2016-04-14 | Epcos Ag | MEMS-Package und Verfahren zur Herstellung |
JP5147779B2 (ja) | 2009-04-16 | 2013-02-20 | 新光電気工業株式会社 | 配線基板の製造方法及び半導体パッケージの製造方法 |
KR101456088B1 (ko) * | 2010-07-30 | 2014-11-03 | 쿄세라 코포레이션 | 절연 시트, 그 제조방법 및 그 절연 시트를 사용한 구조체의 제조방법 |
US8772058B2 (en) * | 2012-02-02 | 2014-07-08 | Harris Corporation | Method for making a redistributed wafer using transferrable redistribution layers |
DE102013106353B4 (de) * | 2013-06-18 | 2018-06-28 | Tdk Corporation | Verfahren zum Aufbringen einer strukturierten Beschichtung auf ein Bauelement |
US10886231B2 (en) | 2018-06-29 | 2021-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming RDLS and structure formed thereof |
US11791226B2 (en) * | 2019-09-26 | 2023-10-17 | Qualcomm Incorporated | Device on ceramic substrate |
US20230079607A1 (en) * | 2021-09-13 | 2023-03-16 | Intel Corporation | Fine bump pitch die to die tiling incorporating an inverted glass interposer |
CN218450661U (zh) * | 2022-06-24 | 2023-02-03 | 华为技术有限公司 | 电路板、封装结构及电子设备 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2038627A (en) * | 1935-07-18 | 1936-04-28 | Corning Glass Works | Method of making glass |
US3311966A (en) * | 1962-09-24 | 1967-04-04 | North American Aviation Inc | Method of fabricating multilayer printed-wiring boards |
GB1094068A (en) * | 1963-12-26 | 1967-12-06 | Rca Corp | Semiconductive devices and methods of producing them |
US3340602A (en) * | 1965-02-01 | 1967-09-12 | Philco Ford Corp | Process for sealing |
GB1137286A (en) * | 1965-09-07 | 1968-12-18 | Texas Instruments Inc | Protective element for hermetically enclosed semiconductor devices |
US3423517A (en) * | 1966-07-27 | 1969-01-21 | Dielectric Systems Inc | Monolithic ceramic electrical interconnecting structure |
US3509624A (en) * | 1967-09-11 | 1970-05-05 | Sanders Associates Inc | Method of making multilayer printed circuits |
US3520054A (en) * | 1967-11-13 | 1970-07-14 | Mitronics Inc | Method of making multilevel metallized ceramic bodies for semiconductor packages |
US3523357A (en) * | 1967-12-14 | 1970-08-11 | Sylvania Electric Prod | Electrical contact material and method of making and utilizing the same |
US3666613A (en) * | 1970-04-23 | 1972-05-30 | Coors Porcelain Co | Composite ceramic-organic material and method for making same |
-
1971
- 1971-08-27 US US05/175,529 patent/US3968193A/en not_active Expired - Lifetime
- 1971-08-27 US US00175530A patent/US3726002A/en not_active Expired - Lifetime
-
1972
- 1972-07-28 GB GB3535372A patent/GB1366602A/en not_active Expired
- 1972-07-28 GB GB3535272A patent/GB1366601A/en not_active Expired
- 1972-08-07 BE BE787292A patent/BE787292A/xx unknown
- 1972-08-14 CH CH1199172A patent/CH542569A/de not_active IP Right Cessation
- 1972-08-23 FR FR7230580A patent/FR2150923B1/fr not_active Expired
- 1972-08-24 CA CA150,293A patent/CA973979A/en not_active Expired
- 1972-08-25 ES ES406107A patent/ES406107A1/es not_active Expired
Also Published As
Publication number | Publication date |
---|---|
CH542569A (de) | 1973-09-30 |
CA973979A (en) | 1975-09-02 |
BE787292A (fr) | 1972-12-01 |
FR2150923B1 (es) | 1976-05-21 |
US3968193A (en) | 1976-07-06 |
GB1366602A (en) | 1974-09-11 |
FR2150923A1 (es) | 1973-04-13 |
GB1366601A (en) | 1974-09-11 |
US3726002A (en) | 1973-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES406107A1 (es) | Un procedimiento para la fabricacion de modulos de multi- ples capas de circuitos integrados de vidrio y metal. | |
KR830002552B1 (ko) | 이중 공동반도체 칩캐리어 | |
US3388301A (en) | Multichip integrated circuit assembly with interconnection structure | |
GB1324733A (en) | Substrates | |
CN101188231B (zh) | 半导体器件和半导体晶片及其制造方法 | |
JPS63503261A (ja) | チップ・キャリア及びその製造方法 | |
GB1469085A (en) | Semiconductor wafers | |
GB1451156A (en) | Packaging for integrated circuits | |
WO2022062990A1 (zh) | 一种芯片封装结构及其制备方法、以及电子器件 | |
SE344870B (es) | ||
US4646126A (en) | Semiconductor device | |
CN107424979A (zh) | 半导体装置的中介层制造方法 | |
TWM531651U (zh) | 無基板中介層及應用彼之半導體裝置 | |
JPS56161696A (en) | Board | |
US3308354A (en) | Integrated circuit using oxide insulated terminal pads on a sic substrate | |
GB1483099A (en) | Production of semiconductor devices with an integral heatsink | |
CN106373939B (zh) | 一种封装基板的结构及其封装方法 | |
GB1179983A (en) | Method of Fabricating Semiconductor Devices. | |
GB1221914A (en) | Manufacture of integrated circuits | |
US3244939A (en) | Encapsulated die bonded hybrid integrated circuit | |
EP0152794A3 (en) | Multi-layered electrical interconnection structure | |
US11133264B2 (en) | Electronic system comprising a lower redistribution layer and method for manufacturing such an electronic system | |
JPH05211256A (ja) | 半導体装置 | |
GB1191093A (en) | Improvement of the Electrode Lead-Out Structure of a Semiconductor Device | |
JPS5866344A (ja) | 集積回路パツケ−ジ |