ES2262297T3 - Proceso de direccionamiento para almacenamiento en memoria de bloques de imagen. - Google Patents

Proceso de direccionamiento para almacenamiento en memoria de bloques de imagen.

Info

Publication number
ES2262297T3
ES2262297T3 ES99403116T ES99403116T ES2262297T3 ES 2262297 T3 ES2262297 T3 ES 2262297T3 ES 99403116 T ES99403116 T ES 99403116T ES 99403116 T ES99403116 T ES 99403116T ES 2262297 T3 ES2262297 T3 ES 2262297T3
Authority
ES
Spain
Prior art keywords
image
blocks
block
memory
dimensions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES99403116T
Other languages
English (en)
Spanish (es)
Inventor
Alain Thomson multimedia Sorin
Frederic Thomson Multimedia Plissonneau
Jean-Marc Thomson multimedia Allard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Technicolor SA
Original Assignee
Thomson Multimedia SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Multimedia SA filed Critical Thomson Multimedia SA
Application granted granted Critical
Publication of ES2262297T3 publication Critical patent/ES2262297T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • H04N19/433—Hardware specially adapted for motion estimation or compensation characterised by techniques for memory access
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Image Input (AREA)
  • Memory System (AREA)
  • Television Signal Processing For Recording (AREA)
ES99403116T 1998-12-22 1999-12-10 Proceso de direccionamiento para almacenamiento en memoria de bloques de imagen. Expired - Lifetime ES2262297T3 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9816221 1998-12-22
FR9816221A FR2787669B1 (fr) 1998-12-22 1998-12-22 Procede d'adressage pour la memorisation de blocs d'image

Publications (1)

Publication Number Publication Date
ES2262297T3 true ES2262297T3 (es) 2006-11-16

Family

ID=9534309

Family Applications (1)

Application Number Title Priority Date Filing Date
ES99403116T Expired - Lifetime ES2262297T3 (es) 1998-12-22 1999-12-10 Proceso de direccionamiento para almacenamiento en memoria de bloques de imagen.

Country Status (7)

Country Link
US (1) US6631164B1 (fr)
EP (1) EP1014716B1 (fr)
JP (1) JP4435918B2 (fr)
CN (1) CN1154048C (fr)
DE (1) DE69931017T2 (fr)
ES (1) ES2262297T3 (fr)
FR (1) FR2787669B1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7471298B1 (en) * 2000-06-26 2008-12-30 S3 Graphics Co., Ltd. Fetching pixel data with reduced memory bandwidth requirement
CN100403276C (zh) * 2002-08-26 2008-07-16 联发科技股份有限公司 存储器存取方法
US20080158601A1 (en) * 2006-12-29 2008-07-03 Steven Tu Image memory tiling
US9286696B2 (en) * 2013-04-08 2016-03-15 Broadcom Corporation Compression within a set of images
CN117499664B (zh) * 2023-12-29 2024-03-19 南京博润类脑智能技术有限公司 一种基于比特替换的图像数据嵌入和提取方法、装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2283876B (en) * 1993-11-09 1998-06-24 Matsushita Electric Ind Co Ltd Encoding and decoding code sequences and frames
TW245871B (en) * 1994-08-15 1995-04-21 Gen Instrument Corp Method and apparatus for efficient addressing of dram in a video decompression processor
DE4441295A1 (de) * 1994-11-21 1996-05-23 Sican Gmbh Verfahren und Schaltungsanordnung zur Adressierung von Komponenten blockweise organisierter digitaler Bilddaten in einem Speicher mit Page-Adressierung
US5774206A (en) * 1995-05-10 1998-06-30 Cagent Technologies, Inc. Process for controlling an MPEG decoder
US5872577A (en) * 1996-02-28 1999-02-16 U.S. Philips Corporation Device for decoding signals of the MPEG-type
US5912676A (en) * 1996-06-14 1999-06-15 Lsi Logic Corporation MPEG decoder frame memory interface which is reconfigurable for different frame store architectures
US6005624A (en) * 1996-12-20 1999-12-21 Lsi Logic Corporation System and method for performing motion compensation using a skewed tile storage format for improved efficiency
JPH10191236A (ja) * 1996-12-25 1998-07-21 Nec Corp 画像処理装置及び画像データメモリ配置方法
US5883679A (en) * 1997-02-20 1999-03-16 C-Cube Microsystems, Inc. Scanning scheme for images stored in dynamic random access memory
US6088047A (en) * 1997-12-30 2000-07-11 Sony Corporation Motion compensated digital video decoding with buffered picture storage memory map
US6104416A (en) * 1997-11-18 2000-08-15 Stmicroelectronics, Inc. Tiling in picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences

Also Published As

Publication number Publication date
CN1258044A (zh) 2000-06-28
JP2000236506A (ja) 2000-08-29
DE69931017T2 (de) 2006-09-14
CN1154048C (zh) 2004-06-16
JP4435918B2 (ja) 2010-03-24
EP1014716B1 (fr) 2006-04-26
DE69931017D1 (de) 2006-06-01
FR2787669A1 (fr) 2000-06-23
EP1014716A1 (fr) 2000-06-28
US6631164B1 (en) 2003-10-07
FR2787669B1 (fr) 2001-03-02

Similar Documents

Publication Publication Date Title
US8514937B2 (en) Video encoding apparatus
US8436865B2 (en) Memory controller and memory system using the same
ES2262297T3 (es) Proceso de direccionamiento para almacenamiento en memoria de bloques de imagen.
KR19980081641A (ko) 동화상 복호 방법 및 동화상 복호 장치
US8644380B2 (en) Integer pixel motion estimation system, motion estimation system for quarter-pixel luminance, motion estimation system for quarter-pixel chrominance, motion estimation system for combined luminance, motion estimation system for combined luminance and chrominance, and motion estimation system for quarter-pixel luminance and chrominance
US5946037A (en) Method and apparatus for reordering frames in MPEG coder/decoder
US20140369562A1 (en) Image processor
US7526024B2 (en) Storing macroblocks for concatenated frames
US7848432B2 (en) System and method for efficiently storing macroblocks in SD-RAM
US7386651B2 (en) System, method, and apparatus for efficiently storing macroblocks
JP3405079B2 (ja) メモリ割り付け方法
KR100243469B1 (ko) 프레임 메모리에 있어서 어드레스 발생장치
KR100243471B1 (ko) 프레임 메모리에 있어서 어드레스 발생장치
KR100255795B1 (ko) 프레임 메모리에 있어서 반화소를 가진 예측 매크로블록에 대한어드레스 발생시 기준 포인트 보상방법
KR100235485B1 (ko) 프레임 메모리에 있어서 예측 매크로블록에 대한 어드레스 발생시 기준 포인트 보상방법 및 회로
JPH10210481A (ja) メモリ制御装置
KR0130437B1 (ko) 엠피이지 2 6분할 디코더에서의 메모리구조 개선방법
KR100226705B1 (ko) 어드레스 발생시 프레임 메모리 상태 천이방법 및 장치
KR100255221B1 (ko) 프레임 메모리에 있어서 반화소 보상시 화소 어드레스 보상방법및 박스 보상을 위한 어드레스 카운터
KR100243473B1 (ko) 프레임 메모리에 있어서 예측 매크로블록에 대한 어드레스 발생시 움직임 벡터 보상회로
KR100226704B1 (ko) 프레임 메모리에 있어서 어드레스 거리 산출방법
KR19990026427A (ko) 프레임 메모리에 있어서 움직임벡터 거리 산출방법
KR100235486B1 (ko) 프레임 메모리에 있어서 예측 매크로블록에 대한 어드레스 발생시 슬라이스 위치 보상방법 및 회로
KR19990005602A (ko) 프레임 메모리에 있어서 듀얼 프라임 필드 예측방법
KR19990026428A (ko) 프레임 메모리에 있어서 어드레스 발생장치