ES2046106R - - Google Patents
Info
- Publication number
- ES2046106R ES2046106R ES9200352A ES9200352A ES2046106R ES 2046106 R ES2046106 R ES 2046106R ES 9200352 A ES9200352 A ES 9200352A ES 9200352 A ES9200352 A ES 9200352A ES 2046106 R ES2046106 R ES 2046106R
- Authority
- ES
- Spain
- Prior art keywords
- kbit
- alignment
- elastic
- circuit
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES9200352A ES2046106B1 (es) | 1992-02-18 | 1992-02-18 | Metodo de realizacion de circuitos alineadores inmunes a los deslizamientos ocurridos en la memoria elastica de recepcion. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES9200352A ES2046106B1 (es) | 1992-02-18 | 1992-02-18 | Metodo de realizacion de circuitos alineadores inmunes a los deslizamientos ocurridos en la memoria elastica de recepcion. |
Publications (3)
Publication Number | Publication Date |
---|---|
ES2046106A2 ES2046106A2 (es) | 1994-01-16 |
ES2046106R true ES2046106R (de) | 1996-04-16 |
ES2046106B1 ES2046106B1 (es) | 1996-11-16 |
Family
ID=8276106
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES9200352A Expired - Fee Related ES2046106B1 (es) | 1992-02-18 | 1992-02-18 | Metodo de realizacion de circuitos alineadores inmunes a los deslizamientos ocurridos en la memoria elastica de recepcion. |
Country Status (1)
Country | Link |
---|---|
ES (1) | ES2046106B1 (de) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ZA804386B (en) * | 1979-08-10 | 1981-07-29 | Plessey Co Ltd | Frame aligner for digital telecommunications exchange system |
US4327411A (en) * | 1980-03-04 | 1982-04-27 | Bell Telephone Laboratories, Incorporated | High capacity elastic store having continuously variable delay |
FR2656479B1 (de) * | 1989-12-27 | 1994-04-08 | Alcatel Cit | |
US5119406A (en) * | 1990-05-30 | 1992-06-02 | At&T Bell Laboratories | Digital signal synchronization employing single elastic store |
-
1992
- 1992-02-18 ES ES9200352A patent/ES2046106B1/es not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
ES2046106B1 (es) | 1996-11-16 |
ES2046106A2 (es) | 1994-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK482183A (da) | Fremgangsmaade til digital informationsoverfoering | |
FI20031396A (fi) | Järjestelmä ja menetelmä signaaliaaltomuotojen synnyttämiseksi CDMA-solukkopuhelinjärjestelmässä | |
SE8206011D0 (sv) | Forfarande att overfora en extra informationskanal over ett transmissionsmedium | |
SE7710097L (sv) | Anordning for att i en digitalinformationsstrom infoga tillsatsinformation och avlegsna sadan information fran informationsstrommen | |
JPS62269443A (ja) | 並列伝送方式 | |
MY107496A (en) | Digital transmission system, transmitter and receiver to be utilised in the transmission system and record carrier obtained by means of the transmitter in the form of recording means | |
US4006304A (en) | Apparatus for word synchronization in an optical communication system | |
CA2047254A1 (en) | Nyblet time switch | |
DK30287A (da) | Digitalt kommunikationssystem | |
ES2146576T3 (es) | Disposicion de bucle con enganche de pase. | |
ATE200380T1 (de) | Taktrückgewinnung für einen atm-empfänger | |
ES8105124A1 (es) | Perfeccionamientos en las disposiciones circuitales capaces de reconocer palabras de alineacion | |
ATE14058T1 (de) | Digitales nachrichtenuebertragungssystem. | |
ES2046106B1 (es) | Metodo de realizacion de circuitos alineadores inmunes a los deslizamientos ocurridos en la memoria elastica de recepcion. | |
ES2124709T3 (es) | Vigilancia de linea para señales de jerarquia digital sincrona. | |
MX9303151A (es) | Un metodo y una disposicion relacionados con la escritura y lectura de la memoria. | |
EP0195421A3 (en) | System for the synchronisation of digital information signals | |
US4796281A (en) | Digital signal transmission system | |
JPS57136845A (en) | Coding and transfer system of information data | |
KR910017801A (ko) | 독립 동기형 구내정보통신망 및 그것에 사용되는 노드장치 | |
FI903017A0 (fi) | Mellanstaelle foer telekommunikationsfoerbindelse. | |
DK0498177T3 (da) | Fremgangsmåde og indretning til frembringelse af et sende-multiplexsignal og til synkronisering af et modtage-multiplexsign | |
AR008499A1 (es) | Procedimiento para la transmision de datos de trafico en un sistema de telecomunicaciones hibrido, en particular, un sistema ''rll/wll especifico deisdn ---dect'' | |
DK14285A (da) | Udstyr til rammeopbygning paa sendesiden henholdsvis rammeophaevelsepaa modtagesiden til en digital radiokaedeoverfoeringsstraekning | |
JPS57200916A (en) | Recording and reproducing device for digital signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EC2A | Search report published |
Date of ref document: 19920218 Kind code of ref document: B1 Effective date: 19920218 |
|
FD1A | Patent lapsed |
Effective date: 20041004 |