EP3687064B1 - Digital-controlled vector signal modulator - Google Patents

Digital-controlled vector signal modulator Download PDF

Info

Publication number
EP3687064B1
EP3687064B1 EP19153196.1A EP19153196A EP3687064B1 EP 3687064 B1 EP3687064 B1 EP 3687064B1 EP 19153196 A EP19153196 A EP 19153196A EP 3687064 B1 EP3687064 B1 EP 3687064B1
Authority
EP
European Patent Office
Prior art keywords
quadrature
phase
switching
bits
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP19153196.1A
Other languages
German (de)
French (fr)
Other versions
EP3687064A1 (en
Inventor
Tao Wang
Hung-Ting Chou
Chien-Te Yu
Ching-I Chien
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Chung Shan Institute of Science and Technology NCSIST
Original Assignee
National Chung Shan Institute of Science and Technology NCSIST
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Chung Shan Institute of Science and Technology NCSIST filed Critical National Chung Shan Institute of Science and Technology NCSIST
Priority to EP19153196.1A priority Critical patent/EP3687064B1/en
Publication of EP3687064A1 publication Critical patent/EP3687064A1/en
Application granted granted Critical
Publication of EP3687064B1 publication Critical patent/EP3687064B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C5/00—Amplitude modulation and angle modulation produced simultaneously or at will by the same modulating signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/38—Angle modulation by converting amplitude modulation to angle modulation
    • H03C3/40—Angle modulation by converting amplitude modulation to angle modulation using two signal paths the outputs of which have a predetermined phase difference and at least one output being amplitude-modulated
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/001—Digital control of analog signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/3052—Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/20—Modulator circuits; Transmitter circuits
    • H04L27/2032—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner
    • H04L27/2053—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases
    • H04L27/206—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases using a pair of orthogonal carriers, e.g. quadrature carriers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/36—Modulator circuits; Transmitter circuits
    • H04L27/362—Modulation using more than one carrier, e.g. with quadrature carriers, separately amplitude modulated
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/36—Modulator circuits; Transmitter circuits
    • H04L27/365—Modulation using digital generation of the modulated carrier (not including modulation of a digitally generated carrier)

Definitions

  • the present invention relates to a digital-controlled vector signal modulator, and more particularly, to a vector signal modulator directly controlled by digital signal without digital-to-analog signal conversion.
  • Electronic systems such as communication systems and test instruments, use vector signal modulators to generate vector signals that meet the amplitude and phase requirement.
  • a signal is separated to two signals with different phase degree, i.e., the in-phase (I) and quadrature (Q) signals, first. After then, the amplitudes of the in-phase (I) and quadrature (Q) are modulated, respectively, and finally combined together to generate a vector signal which amplitude and phase both meet requirement.
  • the I and Q channels (i.e. signal paths) of the modulator are calibrated to be equal in gain responses, a 45° degree vector signal is generated.
  • VGAs variable gain amplifiers
  • DACs digital-to-analog converters
  • the present invention proposes to realize a vector signal modulator directly from the digital control signal without DACs, saving time and the cost the device considerably.
  • FIG. 1 is a schematic diagram of a vector modulator 10 according to an embodiment of the present invention.
  • the vector modulator 10 comprises a quadrature component generator 12, an in-phase amplifier I-Amp, a quadrature amplifier Q-Amp, a switching circuit 14 and a combining module 16.
  • the vector modulator 10 does not include any digital-to-analog converter (DAC).
  • the quadrature component generator 12 receives an input radio frequency (RF) signal RF in and generates an input in-phase signal I i and an input quadrature signal Q i according to the RF signal RF in .
  • the input in-phase signal I i and the input quadrature signal Q i have 90° phase difference.
  • the in-phase amplifier I-Amp receives the input in-phase signal I i and generates an intermediate in-phase signal I m ; the quadrature amplifier Q-Amp receives the input quadrature signal Q i and generates the intermediate quadrature signal Q m .
  • the switching circuit 14 comprises a plurality of switches (which will be illustrated later on) and receives a plurality of bits B 1 ,...,B N , where the bits B 1 ,...,B N are configured to control an ON-OFF status of the plurality of switches.
  • the switching circuit 14 is configured to adjust the input in-phase signal I i to generate an output in-phase signal I o , and to adjust the input quadrature signal Q j to generate an output quadrature signal Q o , according to the bits B 1 ,...,B N .
  • the combining module 16 is configured to combine the output in-phase signal I o and the output quadrature signal Q o to generate an output RF signal RF out .
  • the signals RF in , I i , Q i , I m , Q m , I o , Q o and RF out may be voltage signals or current signals.
  • the signals RF in , I i , Q i , I m , Q m , I o , Q o and RF out are all differential signals, but not limited thereto. For example, as illustrated in FIG.
  • the RF signal RF in /RF out comprises a positive input/output RF signal RF in+ /RF out+ and a negative input/output RF signal RF in- /RF out-
  • the input/intermediate/output in-phase signal I i /I m /I o comprises a positive input/intermediate/output in-phase signal I i+ /I m+ /I o+ and a negative input/intermediate/output in-phase signal I j-/ I m- /I o-
  • the input/intermediate/output quadrature signal Q i /Q m /Q o comprises a positive input/intermediate/output quadrature signal Q i+ /Q m+ /Q o+ and a negative input/intermediate/output quadrature signal Q i /Q m- /Q o- .
  • the in-phase amplifier I-Amp and the quadrature amplifier Q-Amp are full differential amplifiers.
  • the in-phase amplifier I-Amp comprises a positive in-phase output terminal O I+ and a negative in-phase output terminal O I- .
  • the quadrature amplifier Q-Amp comprises a positive quadrature output terminal O Q+ and a negative quadrature output terminal O Q- .
  • the combining module 16 may comprise a first combining element CE+ and a second combining element CE-.
  • the first combining element CE+ is configured to generate the positive output RF signal RF out+ by combining the positive output in-phase signal I o+ and the positive output quadrature signal Q o+ .
  • the second combining element CE- is configured to generate the negative output RF signal RF out+ by combining the negative output in-phase signal I o- and the negative output quadrature signal Q o- .
  • FIG. 2 is a schematic diagram of a switching circuit 24 according to an embodiment of the present invention.
  • the switching circuit 24 is an embodiment of the switching circuit 14.
  • the switching circuit 24 comprises a first in-phase switching sub-circuit SW I+ and a first quadrature switching sub-circuit SW Q+ .
  • the in-phase switching sub-circuit SW I+ and the quadrature switching sub-circuit SW Q+ have similar circuit structure.
  • the first in-phase switching sub-circuit SW I+ comprises a first in-phase switching input terminal N Iin+ , a second in-phase switching input terminal N Iin- , a first in-phase switching output terminal N Iout+ , a second in-phase switching output terminal N Iout- , in-phase conducting switches S I1+ , S I0+ , S I0- , S I1- and in-phase diverting switches S I1+ ', S I0+ ', S I1- ', S I0- '.
  • the first in-phase switching input terminal N Iin+ of the in-phase switching sub-circuit SW I+ is coupled to the positive in-phase output terminal O I+ .
  • the second in-phase switching input terminal N Iin- of the in-phase switching sub-circuit SW I+ is coupled to the negative in-phase output terminal O I- .
  • the in-phase conducting switches S I1+ , S I0+ controlled by in-phase conducting bits B I0 , B I1 , are coupled between the first in-phase switching input terminal N Iin+ and the first in-phase switching output terminal N Iout+ .
  • the in-phase conducting switches S I0- , S I1- also controlled by the in-phase conducting bits B I0 , B I1 , are coupled between the second in-phase switching input terminal N Iin- and the second in-phase switching output terminal N Iout- .
  • the in-phase diverting switches S I1+ ', S I0+ ', controlled by in-phase diverting bits B I0 ', B I1 ', have one terminal coupled to the first in-phase switching input terminal N Iin+ and have another terminal to receive a voltage VDD.
  • the in-phase diverting switches S I1- ', S I0- ', also controlled by the in-phase diverting bits B I0 ', B I1 ', have one terminal coupled to the second in-phase switching input terminal N Iin- and have another terminal to receive the voltage VDD.
  • the in-phase diverting bits B I0 ', B I1 ' are complements of the in-phase conducting bits B I0 , B I1 .
  • the first quadrature switching sub-circuit SW Q+ comprises a first quadrature switching input terminal N Qin+ , a second quadrature switching input terminal N Qin- , a first quadrature switching output terminal N Qout+ , a second quadrature switching output terminal N Qout- , quadrature conducting switches S Q1+ , S Q0+ , S Q0- , S Q1- and quadrature diverting switches S Q1+ ', S Q0+ ', S Q1- ', S Q0- '.
  • the first quadrature switching input terminal N Qin+ of the quadrature switching sub-circuit SW Q+ is coupled to the positive quadrature output terminal O Q+ .
  • the second quadrature switching input terminal N Qin- of the quadrature switching sub-circuit SW Q+ is coupled to the negative quadrature output terminal O Q- .
  • the quadrature conducting switches S Q1+ , S Q0+ controlled by quadrature conducting bits B Q0 , B Q1 , are coupled between the first quadrature switching input terminal N Qin+ and the first quadrature switching output terminal N Qout+ .
  • the quadrature conducting switches S Q0- , S Q1- also controlled by the quadrature conducting bits B Q0 , B Q1 , are coupled between the second quadrature switching input terminal N Qin- and the second quadrature switching output terminal N Qout- .
  • the quadrature diverting switches S Q1+ ', S Q0+ ', controlled by quadrature diverting bits B Q0 ', B Q1 ', have one terminal coupled to the first quadrature switching input terminal N Qin+ and have another terminal to receive the voltage VDD.
  • the quadrature diverting switches S Q1- ', S Q0- ', also controlled by the quadrature diverting bits B Q0 ', B Q1 ', have one terminal coupled to the second quadrature switching input terminal N Qin- and have another terminal to receive the voltage VDD.
  • the conducting bits B I0 , B I1 , B Q0 , B Q1 (or the diverting bits B I0 ', B I1 ', B Q0 ', B Q1 ') of the switching circuit 24 may be regarded as the bits B 1 ,...,B N of the switching circuit 14.
  • FIG. 3 is a schematic diagram of a conduction status of the switching circuit 24.
  • (B I0 , B I1 , B Q0 , B Q1 ) is (1, 0, 1, 1), which means that the switches S I0+ , S I0- , S I1+ ', S I1- ', S Q1+ , S Q0+ , S Q0- , S Q1- are conducted (ON) and the switches S I1+ , S I1- , S I0+ ', S I0- ' , S Q1+ ', S Q0+ ', S Q1- ', S Q0- ' are cutoff (OFF).
  • an output current of the in-phase amplifier I-Amp is denoted as I l and an output current of the quadrature amplifier Q-Amp is denoted as I Q .
  • I l an output current of the in-phase amplifier
  • I Q an output current of the quadrature amplifier
  • I l an output current of the quadrature amplifier
  • the switching circuit 24 is controlled mainly by 4 bits, where 2 bits are used for controlling in-phase component (i.e., the output in-phase signal I o ) and 2 bits are used for quadrature component (i.e., the output quadrature signal Q o ), which is for illustrative purpose.
  • the switching circuit 14 may be controlled by 2*M bits, where M bits are used for controlling/adjusting in-phase component and M bits are used for controlling/adjusting the quadrature component, and various values of the phase difference ⁇ would be generated.
  • the vector modulator utilizes variable gain amplifier (VGA) to adjust the in-phase component and the quadrature component.
  • VGA variable gain amplifier
  • the VGA needs an analog signal to control the gain of the VGA, and a DAC is required, which increases a circuit complexity since the DAC is complicated.
  • the digital bits B 1 ,...,B N e.g., the conducting bits B I0 , B I1 , B Q0 , B Q1 or the diverting bits B I0 ', B I1 ', B Q0 ', B Q1 '
  • the digital bits B 1 ,...,B N e.g., the conducting bits B I0 , B I1 , B Q0 , B Q1 or the diverting bits B I0 ', B I1 ', B Q0 ', B Q1 '
  • the complexity and the production cost brought by DAC may be spared.
  • the switching circuit 24 generates the phase difference ⁇ only within a range between 0° and 90°, i.e., the first quadrant of a complex plane, and not limited thereto.
  • the switching circuit of the present invention may generate the phase difference ⁇ distributed over a range between 0° and 360°.
  • FIG. 4 is a schematic diagram of a switching circuit 44 according to an embodiment of the present invention.
  • the switching circuit 44 is similar to the switching circuit 24, and thus, the same denotations are applied.
  • the switching circuit 44 further comprises a second in-phase switching sub-circuit SW I - and a second quadrature switching sub-circuit SW Q- , in addition to the first in-phase switching sub-circuit SW I+ and the first quadrature switching sub-circuit SW Q+ .
  • the in-phase switching sub-circuit SW I- has the same circuit structure as the in-phase switching sub-circuit SW I+
  • the quadrature switching sub-circuit SW Q- has the same circuit structure as the quadrature switching sub-circuit SW Q+ .
  • a first in-phase switching input terminal N Iin+ of the second in-phase switching sub-circuit SW I- is coupled to the negative in-phase output terminal O I-
  • a second in-phase switching input terminal N Iin- of the second in-phase switching sub-circuit SW I- is coupled to the positive in-phase output terminal O I+
  • a first quadrature switching input terminal N Qin+ of the second quadrature switching sub-circuit SW Q- is coupled to the negative quadrature output terminal O Q-
  • a second quadrature switching input terminal N Qin- of the second quadrature switching sub-circuit SW Q- is coupled to the positive quadrature output terminal O Q+ .
  • a current direction of the current flowing through the second in-phase switching sub-circuit SW I- would be opposite to a current direction of the current flowing through the first in-phase switching sub-circuit SW I+
  • a current direction of the current flowing through the second quadrature switching sub-circuit SW Q- would be opposite to a current direction of the current flowing through the first quadrature switching sub-circuit SW Q+ .
  • the switching circuit 44 When the sub-circuits SW I- and SW Q+ are enabled, the switching circuit 44 is able to generate the phase difference ⁇ within a range between 90° and 180°, i.e., the second quadrant. When the sub-circuits SW I- and SW Q- are enabled, the switching circuit 44 is able to generate the phase difference ⁇ within a range between 180° and 270°, i.e., the third quadrant. When the sub-circuits SW I+ and SW Q- are enabled, the switching circuit 44 is able to generate the phase difference ⁇ within a range between 270° and 360°, i.e., the fourth quadrant. Therefore, the switching circuit 44 is able to generate the phase difference ⁇ distributed over the range between 0° and 360°.
  • the vector modulator utilizes the switching circuit comprising the plurality of switches and controlled by the plurality of bits to control/adjust the in-phase component and the quadrature component, such that the complexity and the production cost brought by DAC may be spared.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Description

    Field of the Invention
  • The present invention relates to a digital-controlled vector signal modulator, and more particularly, to a vector signal modulator directly controlled by digital signal without digital-to-analog signal conversion.
    • Background of the Invention
  • Electronic systems, such as communication systems and test instruments, use vector signal modulators to generate vector signals that meet the amplitude and phase requirement. In a vector signal modulator, a signal is separated to two signals with different phase degree, i.e., the in-phase (I) and quadrature (Q) signals, first. After then, the amplitudes of the in-phase (I) and quadrature (Q) are modulated, respectively, and finally combined together to generate a vector signal which amplitude and phase both meet requirement. For instance, when the I and Q channels (i.e. signal paths) of the modulator are calibrated to be equal in gain responses, a 45° degree vector signal is generated.
  • Conventional vector modulators utilize variable gain amplifiers (VGAs) to adjust the in-phase and the quadrature signals. However, these VGAs use analog signals to control the gain of the VGAs, and therefore digital-to-analog converters (DACs) are required. The need of DAC complicates the design of the vector signal modulator and increases production cost.
  • KR2011 0064892 , US 5 317 290 A and Sowlati et al., "A 60-, have proposed vector modulators using a digital-controlled switching/attenuation circuit. However, the circuit topology therein is different from the one proposed in the present invention.
    • Summary of the Invention
  • This in mind, the application aims at providing a vector modulator with low complexity, to reduce over disadvantages of the prior art.
  • This is achieved by a vector modulator according to claim 1. The dependent claims pertain to corresponding further developments and improvements.
    • Brief Description of the Drawings
    • FIG. 1 is a schematic diagram of a vector modulator according to an embodiment of the present invention.
    • FIG. 2 is a schematic diagram of a switching circuit according to an embodiment of the present invention.
    • FIG. 3 is a schematic diagram of a conduction status of the switching circuit of FIG. 2.
    • FIG. 4 is a schematic diagram of a switching circuit according to an embodiment of the present invention.
    Detailed Description
  • The present invention proposes to realize a vector signal modulator directly from the digital control signal without DACs, saving time and the cost the device considerably.
  • FIG. 1 is a schematic diagram of a vector modulator 10 according to an embodiment of the present invention. The vector modulator 10 comprises a quadrature component generator 12, an in-phase amplifier I-Amp, a quadrature amplifier Q-Amp, a switching circuit 14 and a combining module 16. Note that, the vector modulator 10 does not include any digital-to-analog converter (DAC). Specifically, the quadrature component generator 12 receives an input radio frequency (RF) signal RFin and generates an input in-phase signal Ii and an input quadrature signal Qi according to the RF signal RFin. The input in-phase signal Ii and the input quadrature signal Qi have 90° phase difference. The in-phase amplifier I-Amp receives the input in-phase signal Ii and generates an intermediate in-phase signal Im; the quadrature amplifier Q-Amp receives the input quadrature signal Qi and generates the intermediate quadrature signal Qm. The switching circuit 14 comprises a plurality of switches (which will be illustrated later on) and receives a plurality of bits B1,...,BN, where the bits B1,...,BN are configured to control an ON-OFF status of the plurality of switches. The switching circuit 14 is configured to adjust the input in-phase signal Ii to generate an output in-phase signal Io, and to adjust the input quadrature signal Qj to generate an output quadrature signal Qo, according to the bits B1,...,BN. The combining module 16 is configured to combine the output in-phase signal Io and the output quadrature signal Qo to generate an output RF signal RFout.
  • The signals RFin, Ii, Qi, Im, Qm, Io, Qo and RFout may be voltage signals or current signals. In an embodiment, the signals RFin, Ii, Qi, Im, Qm, Io, Qo and RFout are all differential signals, but not limited thereto. For example, as illustrated in FIG. 1, the RF signal RFin/RFout comprises a positive input/output RF signal RFin+/RFout+ and a negative input/output RF signal RFin-/RFout-, the input/intermediate/output in-phase signal Ii/Im/Io comprises a positive input/intermediate/output in-phase signal Ii+/Im+/Io+ and a negative input/intermediate/output in-phase signal Ij-/Im-/Io-, and the input/intermediate/output quadrature signal Qi/Qm/Qo comprises a positive input/intermediate/output quadrature signal Qi+/Qm+/Qo+ and a negative input/intermediate/output quadrature signal Qi/Qm-/Qo-.
  • The in-phase amplifier I-Amp and the quadrature amplifier Q-Amp are full differential amplifiers. The in-phase amplifier I-Amp comprises a positive in-phase output terminal OI+ and a negative in-phase output terminal OI-. The quadrature amplifier Q-Amp comprises a positive quadrature output terminal OQ+ and a negative quadrature output terminal OQ-.
  • In this regard, the combining module 16 may comprise a first combining element CE+ and a second combining element CE-. The first combining element CE+ is configured to generate the positive output RF signal RFout+ by combining the positive output in-phase signal Io+ and the positive output quadrature signal Qo+. The positive output RF signal RFout+ may be expressed as RFout+ = Io+ + j* Qo+. The second combining element CE- is configured to generate the negative output RF signal RFout+ by combining the negative output in-phase signal Io- and the negative output quadrature signal Qo-. The negative output RF signal RFout- may be expressed as RFout- = Io- + j* Qo-.
  • FIG. 2 is a schematic diagram of a switching circuit 24 according to an embodiment of the present invention. The switching circuit 24 is an embodiment of the switching circuit 14. The switching circuit 24 comprises a first in-phase switching sub-circuit SWI+ and a first quadrature switching sub-circuit SWQ+. The in-phase switching sub-circuit SWI+ and the quadrature switching sub-circuit SWQ+ have similar circuit structure.
  • The first in-phase switching sub-circuit SWI+ comprises a first in-phase switching input terminal NIin+, a second in-phase switching input terminal NIin-, a first in-phase switching output terminal NIout+, a second in-phase switching output terminal NIout-, in-phase conducting switches SI1+, SI0+, SI0-, SI1- and in-phase diverting switches SI1+', SI0+', SI1-', SI0-'. The first in-phase switching input terminal NIin+ of the in-phase switching sub-circuit SWI+ is coupled to the positive in-phase output terminal OI+. The second in-phase switching input terminal NIin- of the in-phase switching sub-circuit SWI+ is coupled to the negative in-phase output terminal OI-. The in-phase conducting switches SI1+, SI0+, controlled by in-phase conducting bits BI0, BI1, are coupled between the first in-phase switching input terminal NIin+ and the first in-phase switching output terminal NIout+. The in-phase conducting switches SI0-, SI1-, also controlled by the in-phase conducting bits BI0, BI1, are coupled between the second in-phase switching input terminal NIin- and the second in-phase switching output terminal NIout-. The in-phase diverting switches SI1+', SI0+', controlled by in-phase diverting bits BI0', BI1', have one terminal coupled to the first in-phase switching input terminal NIin+ and have another terminal to receive a voltage VDD. The in-phase diverting switches SI1-', SI0-', also controlled by the in-phase diverting bits BI0', BI1', have one terminal coupled to the second in-phase switching input terminal NIin- and have another terminal to receive the voltage VDD. The in-phase diverting bits BI0', BI1' are complements of the in-phase conducting bits BI0, BI1.
  • The first quadrature switching sub-circuit SWQ+ comprises a first quadrature switching input terminal NQin+, a second quadrature switching input terminal NQin-, a first quadrature switching output terminal NQout+, a second quadrature switching output terminal NQout-, quadrature conducting switches SQ1+, SQ0+, SQ0-, SQ1- and quadrature diverting switches SQ1+', SQ0+', SQ1-', SQ0-'. The first quadrature switching input terminal NQin+ of the quadrature switching sub-circuit SWQ+ is coupled to the positive quadrature output terminal OQ+. The second quadrature switching input terminal NQin- of the quadrature switching sub-circuit SWQ+ is coupled to the negative quadrature output terminal OQ-. The quadrature conducting switches SQ1+, SQ0+, controlled by quadrature conducting bits BQ0, BQ1, are coupled between the first quadrature switching input terminal NQin+ and the first quadrature switching output terminal NQout+. The quadrature conducting switches SQ0-, SQ1-, also controlled by the quadrature conducting bits BQ0, BQ1, are coupled between the second quadrature switching input terminal NQin- and the second quadrature switching output terminal NQout-. The quadrature diverting switches SQ1+', SQ0+', controlled by quadrature diverting bits BQ0', BQ1', have one terminal coupled to the first quadrature switching input terminal NQin+ and have another terminal to receive the voltage VDD. The quadrature diverting switches SQ1-', SQ0-', also controlled by the quadrature diverting bits BQ0', BQ1', have one terminal coupled to the second quadrature switching input terminal NQin- and have another terminal to receive the voltage VDD.
  • The conducting bits BI0, BI1, BQ0, BQ1 (or the diverting bits BI0', BI1', BQ0', BQ1') of the switching circuit 24 may be regarded as the bits B1,...,BN of the switching circuit 14. The diverting bits BI0', BI1', BQ0', BQ1' are complements of the conducting bits BI0, BI1, BQ0, BQ1. That is, BI0' = 0 when BI0 = 1 and BI0' = 1 when Bl0 = 0, for instance.
  • Operations of the switching circuit 24 are described as follows. FIG. 3 is a schematic diagram of a conduction status of the switching circuit 24. Suppose that (BI0, BI1, BQ0, BQ1) is (1, 0, 1, 1), which means that the switches SI0+, SI0-, SI1+', SI1-', SQ1+, SQ0+, SQ0-, SQ1- are conducted (ON) and the switches SI1+, SI1-, SI0+', SI0-' , SQ1+', SQ0+', SQ1-', SQ0-' are cutoff (OFF). Suppose that an output current of the in-phase amplifier I-Amp is denoted as Il and an output current of the quadrature amplifier Q-Amp is denoted as IQ. Within the in-phase switching sub-circuit SWI+, half of the output current Il (i.e., 0.5Il) would flow through the conducting switches SI0+, SI0- and another half of the output current Il (i.e., 0.5Il) would be diverted through the diverting switches SI1+', SI1-'. Current through the in-phase switching output terminals NIout+, NIout- would be 0.5 Il. On the other hand, within the quadrature switching sub-circuit SWQ+, all of the output current IQ would flow through the conducting switches SQ1+, SQ0+, SQ0-, SQ1- and no current is diverted through the diverting switches SQ1+', SQ0+', SQ1-', SQ0-'. Current through the quadrature switching output terminals NQout+. NQout- would be IQ. Therefore, the output RF signal RFout would have a phase θ as tan-1(|IQ |/0.5|Il|), where tan-1(·) denotes an inverse of tangent function. Suppose that |IQ | = |Il|, meaning that the in-phase amplifier I-Amp and the quadrature amplifier Q-Amp produces the same output current, the phase difference θ is tan-1(2).
  • In another perspective, the switching circuit 24 is controlled mainly by 4 bits, where 2 bits are used for controlling in-phase component (i.e., the output in-phase signal Io) and 2 bits are used for quadrature component (i.e., the output quadrature signal Qo), which is for illustrative purpose. In practice, the switching circuit 14 may be controlled by 2*M bits, where M bits are used for controlling/adjusting in-phase component and M bits are used for controlling/adjusting the quadrature component, and various values of the phase difference θ would be generated.
  • In the prior art, the vector modulator utilizes variable gain amplifier (VGA) to adjust the in-phase component and the quadrature component. However, the VGA needs an analog signal to control the gain of the VGA, and a DAC is required, which increases a circuit complexity since the DAC is complicated. In comparison, by utilizing the switching circuit of the present invention, the digital bits B1,...,BN (e.g., the conducting bits BI0, BI1, BQ0, BQ1 or the diverting bits BI0', BI1', BQ0', BQ1') can be directly used to control/adjust the in-phase component and the quadrature component, such that the complexity and the production cost brought by DAC may be spared.
  • Note that, the switching circuit 24 generates the phase difference θ only within a range between 0° and 90°, i.e., the first quadrant of a complex plane, and not limited thereto. The switching circuit of the present invention may generate the phase difference θ distributed over a range between 0° and 360°.
  • For example, FIG. 4 is a schematic diagram of a switching circuit 44 according to an embodiment of the present invention. The switching circuit 44 is similar to the switching circuit 24, and thus, the same denotations are applied. Different from the switching circuit 24, the switching circuit 44 further comprises a second in-phase switching sub-circuit SWI- and a second quadrature switching sub-circuit SWQ-, in addition to the first in-phase switching sub-circuit SWI+ and the first quadrature switching sub-circuit SWQ+. The in-phase switching sub-circuit SWI- has the same circuit structure as the in-phase switching sub-circuit SWI+, and the quadrature switching sub-circuit SWQ- has the same circuit structure as the quadrature switching sub-circuit SWQ+. Different from the switching sub-circuit SWI+ and SWQ+, a first in-phase switching input terminal NIin+ of the second in-phase switching sub-circuit SWI- is coupled to the negative in-phase output terminal OI-, a second in-phase switching input terminal NIin- of the second in-phase switching sub-circuit SWI- is coupled to the positive in-phase output terminal OI+, a first quadrature switching input terminal NQin+ of the second quadrature switching sub-circuit SWQ- is coupled to the negative quadrature output terminal OQ-, and a second quadrature switching input terminal NQin- of the second quadrature switching sub-circuit SWQ- is coupled to the positive quadrature output terminal OQ+.
  • In other words, a current direction of the current flowing through the second in-phase switching sub-circuit SWI- would be opposite to a current direction of the current flowing through the first in-phase switching sub-circuit SWI+, and a current direction of the current flowing through the second quadrature switching sub-circuit SWQ- would be opposite to a current direction of the current flowing through the first quadrature switching sub-circuit SWQ+.
  • When the sub-circuits SWI- and SWQ+ are enabled, the switching circuit 44 is able to generate the phase difference θ within a range between 90° and 180°, i.e., the second quadrant. When the sub-circuits SWI- and SWQ- are enabled, the switching circuit 44 is able to generate the phase difference θ within a range between 180° and 270°, i.e., the third quadrant. When the sub-circuits SWI+ and SWQ- are enabled, the switching circuit 44 is able to generate the phase difference θ within a range between 270° and 360°, i.e., the fourth quadrant. Therefore, the switching circuit 44 is able to generate the phase difference θ distributed over the range between 0° and 360°.
  • In summary, the vector modulator utilizes the switching circuit comprising the plurality of switches and controlled by the plurality of bits to control/adjust the in-phase component and the quadrature component, such that the complexity and the production cost brought by DAC may be spared.

Claims (5)

  1. A vector modulator, characterized by, comprising:
    a quadrature component generator (12), configured to generate an input in-phase signal (Ii) and an input quadrature signal (Qi) derived from an input radio frequency (RF) signal (RFin);
    a switching circuit (14, 24), receiving a plurality of bits (B1,...,BN), comprising a plurality of switches controlled by the plurality of bits, configured to generate an output in-phase signal (Io) and an output quadrature signal (Qo) according to the plurality of bits (B1,...,BN), where the output in-phase signal (Io) and the output quadrature signal (Qo) are derived from the input in-phase signal (Ii) and the input quadrature signal (Oi), respectively; and
    a combining module (16), configured to generate an output RF signal (RFout) combining the output in-phase signal (Io) and the output quadrature signal (Qo);
    wherein the switching circuit (24) comprises:
    a switching input terminal (NIin+), coupled to the quadrature component generator (12);
    a switching output terminal (NIout+), coupled to the combining module (16);
    a plurality of conducting switches (SI1+, SI0+), coupled between the switching input terminal and the switching output terminal, controlled by a plurality of conducting bits within the plurality of bits, wherein a plurality of first ends of the plurality of conducting switches (SIt+, SI0+) are electrically and directly connected to the switching input terminal (NIin+), and a plurality of second ends of the plurality of conducting switches (SI1+, SI0+) are electrically and directly connected to the switching output terminal (NIout+); and
    a plurality of diverting switches (SI1+', SI0+'), coupled to the switching input terminal and receiving a voltage (VDD), controlled by a plurality of diverting bits within the plurality of bits, wherein the plurality of diverting bits are complements of the plurality of conducting bits, a plurality of first ends of the plurality of diverting switches (SI1+', SI0+') are electrically and directly connected to the switching input terminal (Nlin+), and a plurality of second ends of the plurality of diverting switches (SI1+', SI0+') receive the voltage (VDD).
  2. The vector modulator of claim 1, characterized by, further comprising
    an in-phase amplifier (I-Amp), coupled between the quadrature component generator (12) and the switching circuit (14), configured to receive the input in-phase signal (Ii) and output an intermediate in-phase signal (Im); and
    a quadrature amplifier (Q-Amp), coupled between the quadrature component generator (12) and the switching circuit (14), configured to receive the input quadrature signal (Qi) and output an intermediate quadrature signal (Qm).
  3. The vector modulator of claim 2, characterized in that,
    the input in-phase signal (Ii) comprises a first input in-phase signal (Ii+) and a second input in-phase signal (Ii-);
    the input quadrature signal (Qi) comprises a first input quadrature signal (Qi+) and a second input quadrature signal (Qi-);
    the in-phase amplifier comprises a first in-phase output terminal (OI+) and a second in-phase output terminal (OI-);
    the quadrature amplifier comprises a first quadrature output terminal (OQ+) and a second quadrature output terminal(OQ+);
    the intermediate in-phase signal (Im) comprises a first intermediate in-phase signal (Im+) and a negative intermediate in-phase signal (Im-);
    the intermediate quadrature signal (Qm) comprises a first intermediate quadrature signal (Qm+) and a negative intermediate quadrature signal (Qm-);
    the output in-phase signal (Io) comprises a first output in-phase signal (Io+) and a second output in-phase signal (Io-);
    the output quadrature signal (Qo) comprises a first output quadrature signal (Qo+) and a second output quadrature signal (Qo-);
    the output RF signal (RFout) comprises a first output RF signal (RFout+) and a second output RF signal (RFout-);
    the combining module comprises:
    a first combining element, configured to generate the first output RF signal (RFout+) combining the first output in-phase signal (Io+) and the first output quadrature signal (Qo+); and
    a second combining element, configured to generate the second output RF signal (RFout-) combining the second output in-phase signal (Io-) and the second output quadrature signal (Qo-).
  4. The vector modulator of claim 3, characterized in that, the switching circuit (24) comprises:
    a first in-phase switching sub-circuit (SWI+), comprising:
    a first in-phase switching input terminal (NIin+), coupled to the first in-phase output terminal of the in-phase amplifier;
    a second in-phase switching input terminal (NIin-), coupled to the second in-phase output terminal of the in-phase amplifier;
    a first in-phase switching output terminal (NIout+);
    a second in-phase switching output terminal (NIout-);
    a plurality of first in-phase conducting switches (SI1+, SI0+), coupled between the first in-phase switching input terminal (NIin+) and the first in-phase switching output terminal (NIout+), controlled by a plurality of in-phase conducting bits (BI0, BI1) within the plurality of bits; and
    a plurality of second in-phase conducting switches (SI0-, SI1-), coupled between the second in-phase switching input terminal (NIin-) and the second in-phase switching output terminal (NIin-), controlled by the plurality of in-phase conducting bits (BI0, Bl1) within the plurality of bits;
    a plurality of first in-phase diverting switches (SI1+', SI0+'), coupled to the first in-phase switching input terminal (NIin+) and receiving a voltage (VDD), controlled by a plurality of in-phase diverting bits (BI0', BI1') within the plurality of bits, wherein the plurality of in-phase diverting bits (BI0', BI1') are complements of the plurality of in-phase conducting bits (BI0, BI1); and
    a plurality of second in-phase diverting switches(SI1-', SI0-'), coupled to the second in-phase switching input terminal (NIin-) and receiving the voltage (VDD), controlled by the plurality of in-phase diverting bits (BI0', BI1'); and
    a first quadrature switching sub-circuit (SWQ+), comprising:
    a first quadrature switching input terminal (NQin+), coupled to the first quadrature output terminal of the quadrature amplifier;
    a second quadrature switching input terminal (NQin-). coupled to the second quadrature output terminal of the quadrature amplifier;
    a first quadrature switching output terminal (NQout+);
    a second quadrature switching output terminal (NQout+);
    a plurality of first quadrature conducting switches (SQ1+, SQ0+), coupled between the first quadrature switching input terminal (NQin+) and the first quadrature switching output terminal (NQout+), controlled by a plurality of quadrature conducting bits (BQ0, BQ1) within the plurality of bits;
    a plurality of second quadrature conducting switches (SQ1-, SQ0-), coupled between the second quadrature switching input terminal (NQin-) and the second quadrature switching output terminal (NQout-), controlled by the plurality of quadrature conducting bits (BQ0, BQ1) within the plurality of bits;
    a plurality of first quadrature diverting switches (SQ1+', SQ0+'), coupled to the first quadrature switching input terminal (NQin+) and receiving the voltage (VDD), controlled by a plurality of quadrature diverting bits (BQ0', BQ1') within the plurality of bits, wherein the plurality of quadrature diverting bits are complements of the plurality of first quadrature conducting bits; and
    a plurality of second quadrature diverting switches (SQ1-', SQ0-'), coupled to the second quadrature switching input terminal (NQin-) and receiving the voltage (VDD), controlled by the plurality of quadrature diverting bits (BQ0', BQ1').
  5. The vector modulator of claim 4, characterized in that, the switching circuit (14) comprises:
    a second in-phase switching sub-circuit (SWI-), comprising:
    a first in-phase switching input terminal (NIin+), coupled to the second in-phase output terminal of the in-phase amplifier;
    a second in-phase switching input terminal (NIin-), coupled to the first in-phase output terminal of the in-phase amplifier;
    a first in-phase switching output terminal (NIout+);
    a second in-phase switching output terminal (NIout-);
    a plurality of first in-phase conducting switches (SI1+, SI0+), coupled between the first in-phase switching input terminal (NIin+) and the first in-phase switching output terminal (NIout+), controlled by a plurality of in-phase conducting bits (BI0, BI1) within the plurality of bits; and
    a plurality of second in-phase conducting switches (SI0-, SI1-), coupled between the second in-phase switching input terminal (NIin-) and the second in-phase switching output terminal (NIin-). controlled by the plurality of in-phase conducting bits (BI0, BI1) within the plurality of bits;
    a plurality of first in-phase diverting switches(SI1+', SI0+'), coupled to the first in-phase switching input terminal (NIin+) and receiving the voltage (VDD), controlled by a plurality of in-phase diverting bits (BI0', BI1') within the plurality of bits, wherein the plurality of first in-phase diverting bits (BI0', BI1') are complements of the plurality of in-phase conducting bits (BI0, BI1); and
    a plurality of second in-phase diverting switches(SI1-', SI0-'), coupled to the second in-phase switching input terminal (NIin-) and receiving the voltage (VDD), controlled by the plurality of in-phase diverting bits (BI0', BI1'); and
    a second quadrature switching sub-circuit (SWQ-), comprising:
    a first quadrature switching input terminal (NQin+), coupled to the second quadrature output terminal of the quadrature amplifier;
    a second quadrature switching input terminal (NQin-), coupled to the first quadrature output terminal of the quadrature amplifier;
    a first quadrature switching output terminal (NQout+);
    a second quadrature switching output terminal (NQout+);
    a plurality of first quadrature conducting switches (SQ1+, SQ0+), coupled between the first quadrature switching input terminal (NQin+) and the first quadrature switching output terminal (NQout+), controlled by a plurality of quadrature conducting bits (BQ0, BQ1) within the plurality of bits;
    a plurality of second quadrature conducting switches (SQ1-, SQ0-). coupled between the second quadrature switching input terminal (NQin-) and the second quadrature switching output terminal (NQout-), controlled by the plurality of quadrature conducting bits (BQ0, BQ1) within the plurality of bits;
    a plurality of first quadrature diverting switches (SQ1+' SQ0+'), coupled to the first quadrature switching input terminal (NQin+) and receiving the voltage (VDD), controlled by a plurality of quadrature diverting bits (BQ0', BQ1') within the plurality of bits, wherein the plurality of first quadrature diverting bits are complements of the plurality of first quadrature conducting bits; and
    a plurality of second quadrature diverting switches (SQ1-', SQ0-'), coupled to the second quadrature switching input terminal (NQin-) and receiving the voltage (VDD), controlled by the plurality of quadrature diverting bits (BQ0', BQ1').
EP19153196.1A 2019-01-23 2019-01-23 Digital-controlled vector signal modulator Active EP3687064B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP19153196.1A EP3687064B1 (en) 2019-01-23 2019-01-23 Digital-controlled vector signal modulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP19153196.1A EP3687064B1 (en) 2019-01-23 2019-01-23 Digital-controlled vector signal modulator

Publications (2)

Publication Number Publication Date
EP3687064A1 EP3687064A1 (en) 2020-07-29
EP3687064B1 true EP3687064B1 (en) 2022-02-16

Family

ID=65228333

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19153196.1A Active EP3687064B1 (en) 2019-01-23 2019-01-23 Digital-controlled vector signal modulator

Country Status (1)

Country Link
EP (1) EP3687064B1 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5317290A (en) * 1987-10-19 1994-05-31 General Electric Company MMIC (monolithic microwave integrated circuit) switchable bidirectional phase shift network

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101067470B1 (en) * 2009-12-09 2011-09-27 한국과학기술원 Iq inverse quantization digital vector modulator
US8699626B2 (en) * 2011-11-29 2014-04-15 Viasat, Inc. General purpose hybrid

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5317290A (en) * 1987-10-19 1994-05-31 General Electric Company MMIC (monolithic microwave integrated circuit) switchable bidirectional phase shift network

Also Published As

Publication number Publication date
EP3687064A1 (en) 2020-07-29

Similar Documents

Publication Publication Date Title
US5450044A (en) Quadrature amplitude modulator including a digital amplitude modulator as a component thereof
US8737531B2 (en) Vector generator using octant symmetry
US6980779B2 (en) RF transmitter using digital-to-RF conversion
JP4881596B2 (en) Bidirectional frequency converter and radio using the same
Chua et al. 1 GHz programmable analog phase shifter for adaptive antennas
KR20190006549A (en) Polar phased array transmitter and mobile terminal
EP3396859B1 (en) High-resolution phase shifter
EP3627700A1 (en) Fully-differential programmable gain amplifier
Bai et al. 4.3 A multiphase interpolating digital power amplifier for TX beamforming in 65nm CMOS
US8929480B2 (en) Transmitter
EP1685721B1 (en) Method and device for digital-to-RF conversion
US11424725B2 (en) Digital power amplifier with filtered output
ES2744127T3 (en) Structure of signal amplifier for radio transmitter
EP3687064B1 (en) Digital-controlled vector signal modulator
US10476717B1 (en) Digital-controlled vector signal modulator
US6952177B1 (en) Traveling wave, multiplying D/A converter
JP6856677B2 (en) Digitally controlled vector signal modulator
CN113783531A (en) Numerical control vector modulator
KR20200093726A (en) Digital-controlled vector signal modulator
US7801498B2 (en) Transmission of analog signals in a system-on-chip
WO2024018888A1 (en) Signal generation circuit
EP4246816A1 (en) Phased array transceiver element
US20240063832A1 (en) Intermodulation distortion suppresion circuit and method
US20240171182A1 (en) Multi-phase clock generator circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20191220

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RIC1 Information provided on ipc code assigned before grant

Ipc: H04L 27/20 20060101ALI20210826BHEP

Ipc: H03G 3/00 20060101ALI20210826BHEP

Ipc: H04L 27/36 20060101ALI20210826BHEP

Ipc: H03G 3/30 20060101ALI20210826BHEP

Ipc: H03C 5/00 20060101ALI20210826BHEP

Ipc: G06F 1/025 20060101ALI20210826BHEP

Ipc: H03C 3/40 20060101AFI20210826BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20211012

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602019011564

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1469518

Country of ref document: AT

Kind code of ref document: T

Effective date: 20220315

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20220216

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1469518

Country of ref document: AT

Kind code of ref document: T

Effective date: 20220216

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220616

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220516

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220516

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220517

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220617

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602019011564

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20221117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220216

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20230123

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230123

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20230131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230131

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230123

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230131

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230123

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231124

Year of fee payment: 6