EP2445771A1 - Verfahren zum erstellen eines elektronischen stellwerks als ersatz eines bestehenden stellwerks - Google Patents
Verfahren zum erstellen eines elektronischen stellwerks als ersatz eines bestehenden stellwerksInfo
- Publication number
- EP2445771A1 EP2445771A1 EP10725956A EP10725956A EP2445771A1 EP 2445771 A1 EP2445771 A1 EP 2445771A1 EP 10725956 A EP10725956 A EP 10725956A EP 10725956 A EP10725956 A EP 10725956A EP 2445771 A1 EP2445771 A1 EP 2445771A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- logic
- interlocking
- circuit
- plan
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B61—RAILWAYS
- B61L—GUIDING RAILWAY TRAFFIC; ENSURING THE SAFETY OF RAILWAY TRAFFIC
- B61L27/00—Central railway traffic control systems; Trackside control; Communication systems specially adapted therefor
- B61L27/30—Trackside multiple control systems, e.g. switch-over between different systems
- B61L27/37—Migration, e.g. parallel installations running simultaneously
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B61—RAILWAYS
- B61L—GUIDING RAILWAY TRAFFIC; ENSURING THE SAFETY OF RAILWAY TRAFFIC
- B61L19/00—Arrangements for interlocking between points and signals by means of a single interlocking device, e.g. central control
- B61L19/06—Interlocking devices having electrical operation
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B61—RAILWAYS
- B61L—GUIDING RAILWAY TRAFFIC; ENSURING THE SAFETY OF RAILWAY TRAFFIC
- B61L19/00—Arrangements for interlocking between points and signals by means of a single interlocking device, e.g. central control
- B61L19/06—Interlocking devices having electrical operation
- B61L2019/065—Interlocking devices having electrical operation with electronic means
Definitions
- the invention relates to signal boxes for rail traffic. It relates in particular to a method for creating an electronic interlocking and an electronic interlocking.
- relay interlocking i. electrical interlockings.
- the fuse-related dependencies are completely electrically produced by signal relays.
- the relay interlockings are increasingly being replaced by electronic interlockings.
- the interlocking dependencies are implemented by software in dedicated computers.
- electronic interlockings according to the prior art are based on a central computer, on which the entire track image is mapped in the form of software. Accordingly elaborate is the appropriate software and This has to be adapted and parameterized for each station, resulting in an immense effort for the certification.
- WO 2005/1 13315 shows a control system for railway signaling systems, which is intended to replace conventional relay-based systems.
- Processor units are used to perform the function of each unit of a relay interlocking control.
- the units used for this purpose are programmable processor cards which have a plurality of microprocessors and a memory. Also, this procedure is based so like electronic interlocking on microprocessors that work off commands set in a program; this being implemented so as to equivalently replace the switching logic of a relay-based system.
- the device driver acts as an input and / or output unit for a particular function, such as a relay, a signal light, a motor, a switch, etc. It has a CPU and RAM memory.
- Various Device drivers may be serially connected; They are controlled by a central computer, which can be understood as an electronic interlocking. Also in the approach according to US 5,922,034 there are the disadvantages of the system discussed above.
- the switching logic of an existing relay interlocking is mapped to a functionally equivalent circuit of electronic components. It is therefore preferable to the components of the relay circuit functionally identical / equivalent semiconductor devices used.
- the functionally equivalent circuit is a configurable logic circuit, ie a circuit whose functional structure is configured.
- a configurable logic circuit ie a circuit whose functional structure is configured.
- to computers or common control systems - and, for example, electronic interlockings - is not one by a generic ? Specified microprocessor to be processed, presented in a memory sequence of commands, but a function structure configured with interconnected blocks.
- the configuration of a configurable logic circuit is not to be confused with programming in the conventional sense, ie with the creation of software for a processor:
- circuit structures are created using hardware description languages or schematics and subsequently these structures are transferred into the device for configuration , As a result, certain switch positions are activated and / or deactivated in the configurable logic circuit. This results in a concretely implemented digital circuit, which in general operates in a highly parallel manner, because each unit of the switch position works in parallel. In contrast, even the fastest microprocessors perform at most few and usually no operations in parallel.
- FPGA Field Programmable Gate Array
- Such may include memory cells (e.g., EEPROM, EPROM, SRAM, Flash) in which the configuration is stored. During commissioning, the configuration is transferred to the actual circuit.
- the FPGA can also be permanently programmed by permanently setting up the connections between the switching units, for example with the so-called antifuse technology.
- the FPGAs are often also the Complex Programmable Logic Devices (CPLD), which represent another example of configurable logic circuits.
- CPLD Complex Programmable Logic Devices
- a functionally equivalent circuit can be present in accordance with an approach if, for each input and output of the relay interlocking switching logic, a corresponding input or output of the functionally equivalent circuit is present and for the same binary input, a same binary output.
- the interlocking preferably has a plurality of input and / or output units, which form the interfaces to the elements (switches, signals, Gleisokomeldeechen, track block monitoring units) of the outdoor facility.
- These contain no intelligence (i.e., no logic) in many embodiments.
- they may also have a functional logic They are dependent on the type of element to be controlled and are only the conversion of the logic signal in the physical control of the corresponding element and thus, for example, the gain and the Potential decoupling between the logic unit and the outdoor system. They may have a relay, an optocoupler and / or a contactor and / or other components known per se.
- the input and / or output units can be centrally located in the interlocking, i. in the interlocking building and essentially at the location of the logic unit.
- the input and / or output units can be centrally located in the interlocking, i. in the interlocking building and essentially at the location of the logic unit.
- the procedure according to the invention may also include the implementation of the circuit in a signal box.
- the outputs of the functionally equivalent circuit are connected to the existing components to be controlled (switches (controls), signals, barriers (- controls)), without having to be significantly adapted or even replaced.
- the architecture of the relay interlocking can be maintained substantially and thus eliminates a significant proportion of the design costs, and the entire certification process can be simplified.
- the interlocking with programmable devices can be realized so that only minor changes to the outdoor facilities must be made. The maintenance is much less expensive than with conventional relay interlockings.
- remote control and automation tasks and the integration into higher-level systems such as in a remote control system or in subordinate systems such as the ETCS (European Train Control System) can be done relatively easily by the logic modules used.
- Another advantage over electronic interlockings is the speed. In comparison to the software of a conventional electronic interlocking, the interlocking with the logic circuit designed according to the first aspect of the invention shifts orders of magnitude faster.
- the first aspect of the invention for example, for relay interlocking according to the closure plan principle but also relay relay works after the track plan applicable. Due to the advantages of the inventive approach to electronic interlockings to be replaced interlocking can also be a software-based electronic interlocking whose core function (binary output function of the binary input) also by a fixed electronic circuit of semiconductor devices (iA at least one FPGA or a comparable Block) is replaced.
- the architecture of a circuit functionally equivalent circuit is created by transforming a shutter plan or track schedule into a logic circuit by an automatic translator.
- the closure plan or the track plan may be in the form of a drawing, a table or in another technical form.
- the automatic translator may be in the form of computer software that assigns electronic circuitry to the shutter / track schedule based on unique, predefined prescriptions.
- the regulations are therefore comprehensible at any time and can be designed to meet the requirements of safety-relevant systems. They can also be verified by a certifying body.
- An analogous procedure can also be selected for software-based electronic interlockings to be replaced, wherein for the circuit layout of the logic circuit, in which the logic is transformed, a corresponding alternative, based on the input-output logic of the software translation program is used , Particularly favorable is a combination of the first aspect of the invention with the second aspect.
- this can optionally be transformed back into a comparable form to the original shutter plan / track plan with a back-translation algorithm.
- the comparison between the closure plan / track plan and the reconstructed comparison plan can be part of the safety-relevant review.
- a user takes the comparison between the original shutter plan V / S and the one obtained by inverse transformation
- Comparison plan V7S 'before The presentation of the comparison plan VVS 'then makes sense again in the same way as the representation of the original
- the comparison between the closure plan / track plan and the comparison plan may be made by the computer.
- the interlocking has a logic unit and input-output units which, as mentioned, correspond in their characteristics to those of the replaced relay interlocking.
- the logic unit preferably has at least one communication input for control, automation, ETCS etc.
- the logic unit is in the core (ie in the elements that determine a binary output from a binary input) preferably free of microprocessors, ie of freely programmable units.
- the logic unit may have additional systems which always ensure that the instantaneous logic function corresponds to the original logic function determined, for example, by the mentioned translation.
- the input / output units of the electronic circuit preferably have similar connection structures to the outdoor equipment (switch controllers, signals, barrier controllers, etc.) as the replaced relay units. It is also preferred that the input-output units have similar outer dimensions as the relay units.
- the preferred features can help to make little or no changes to the outdoor facilities.
- the architecture of the electronic circuit and the input-output units may provide according to a first embodiment, that the logic unit is connected in a star shape with the input-output units.
- the logic function L is connected in a ring to the input-output units. This simplifies especially the wiring.
- the ring can be a parallel or serial system, electrical or optical, without or be executed with error correction, one way or two way.
- the possible characteristics of the communication have different costs and different characteristics: thus, an optically guided ring can have a large extent. Two-way communication has some error redundancy.
- star and ring architectures are conceivable, for example, a plurality of subunits each having one or more input-output units, which are annularly connected under itself, wherein the connection between the logic unit and subunit is star-shaped.
- Serial systems usually use data packets that are transmitted periodically. It is therefore technically easy to do this
- the first and the second logic unit preferably have an identical thawing and have identical control inputs.
- the signals from both logic units should be identical. If they are not identical, there is an error in one of the logic units or in one of the higher-level systems.
- the input / output units can go into a "safe state” (eg set the signal to red) and / or trigger an alarm. Of course, the alarm can also be triggered by the "Black Box" B.
- FIG. 1 is a method according to the first aspect of the invention for creating an electronic interlocking
- Figure 2 shows a method according to the second aspect of the invention for designing a logic circuit for an electronic interlocking
- FIG. 3 shows a first embodiment of the electronic circuit architecture
- Figure 3a shows a variant of the embodiment according to Figure 3;
- FIG. 4 shows a further, alternative embodiment of the electronic circuit architecture
- Figure 5 shows a variant of the embodiment according to Figure 4, with two logic units
- Figure 6 starting from the embodiment according to Figure 4 schematically the connection to elements of the outdoor facility; and Figure 7 shows a interlocking architecture of the inventive type in one example.
- a closure plan V (or, not shown, a track plan S) is detected by a computer Comp, whereby optionally a special input unit I can be provided.
- the input unit may optionally be adapted to the format of the closure plan and, for example, have a scanner and corresponding software for detecting and detecting the symbols in the closure plan.
- the closure plan can be present from the outset in electronically readable form.
- the computer comp creates a logic function L #.
- the logic function corresponds to the electronic representation of a logic circuit. It is mapped to a physical logic circuit that is implemented in a programmable logic device (FPGA).
- FPGA programmable logic device
- the method for constructing the logic function L # from the closure plan V (or a trace plan S) is shown schematically in FIG. 2 in a specific embodiment that makes verification possible.
- a suitable translation program T will determine the logic function L #.
- the translation program also creates a file M with metadata which is not security-relevant and contains, for example, information relating to the presentation of the closure plan.
- a comparison plan V7S ' is created from the logic function L # by a back translation program T 1 in the sense of "reverse engineering", which is designed on the basis of the metadata so that, for example, a similar representation is made or that during use of names for variables or signals the same names are used.
- the comparison C is made by a verifying person or, alternatively, can be done by the / a computer, in which case the metadata is used instead of creating the reference plan V7S ". can also be made available to the comparative program.
- a user can make a manual adjustment via a corresponding manually operated input option (Man).
- Man manually operated input option
- Figure 3 shows a star connection of the logic unit L (on which the logic function L # is implemented) with the input-output units IO
- the input-output units have similar dimensions as the original relay units and also have similar connection structures to the outdoor facilities, so that little or no changes to the outdoor facilities must be made.
- Reference symbol S denotes a communication input for communication with an input unit and / or with a higher-level system.
- the logic unit L is also connected in a star shape to the input-output units; however via a switch X.
- the architecture according to FIG. 4 is an annular architecture.
- the logic unit L is annularly connected to the input-output units ICv..1O n . While in a star-shaped architecture the wiring is structurally parallel (even a parallel architecture may optionally use a serial protocol), in an annular architecture it may be both parallel and serial.
- the communication is serial, ie the data packet transmitted periodically by the logic unit, for example, contains data which contain the entire system state (switching state of each component to be controlled). Each input-output unit is addressed and extracts from the data packet the information needed for it. Because each data packet contains all the information, it is also suitable for monitoring the system and / or logging. For this purpose, the signal is also transmitted via the communication system CB to a "black box" B. There, the successive incoming data packets are stored and / or analyzed, usefully during operation.
- a further interface allows the communicated state to be transmitted reliably to control systems or, for operation under ETCS, to the "Radio Block Center” (RBC).
- RBC Radio Block Center
- the Austuhungsform according to Figure 5 in addition to the logic unit L on a second, functionally equivalent and possibly identical logic unit L * on.
- the control inputs S, S * of the logic units are identical and identical driven.
- the control signals of L and L * are forwarded through the communication system CB to the input-output units 1O 1O 0 ... n.
- the signals of L and L * should be identical. If they are not identical, there is an error in one of the logic units L or L *, or in one of the superordinate system S or S *.
- the input / output units IOo-IO n can go into a "safe state" (eg set the signal to red) and trigger an alarm. The alarm can of course be triggered by the "Black Box" B.
- Embodiments with two redundancy-assuring logic units may also be used as such in star architectures or mixed architectures.
- the logic unit can be realized due to the inventive approach by a comparatively simple means.
- the first allows the approach two logic units completely independently of each other to work in parallel0, which, for example. In electronic interlocking would hardly be considered. This, in turn, allows the redundancy, which is often very desirable, from a safety point of view.
- the independence of the two logic units may mean, for example, that the logic units exchange no intermediate results, or even that no signals from the one control unit are processed by the other control unit.
- FIG. 6 schematically shows the connection to the outdoor installation on the basis of the example of FIG.
- the bold black line symbolizes the boundary between the building in which the interlocking is present and the "outside.”
- the input and / or output units are each assigned to an element of the outdoor installation to be controlled, for example, the unit IO RI the block Bl, the unit IOwi the switch Wl, the unit 10s n the signal Sl 1, etc.
- the interface between the existing wiring of the outdoor system and the replaced interlocking forms a cable distributor V, which is also preferably present in the building interior.
- FIG. 7 shows an example of a simple outdoor installation with the track profile shown in the figure below.
- the boxes Bl and B2 in the lower half of the figure designate the distance blocks 1 and 2, W1 and W2 denote points, Sij are signals, and GFM1 and GFM2 train free-field units.
- the correspondingly labeled boxes designate the input and / or output units assigned to the respective elements.
- the wiring of the logic unit (FPGA) in a ring architecture with the input and / or output units is serially formed in this example as an Ethernet bus.
- the cable distribution from the outside outgoing outdoor cabling can be taken over unchanged by relay relay factory.
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Train Traffic Observation, Control, And Security (AREA)
- Logic Circuits (AREA)
- Emergency Protection Circuit Devices (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CH00974/09A CH701344A1 (de) | 2009-06-23 | 2009-06-23 | Stellwerksteuerung. |
PCT/CH2010/000160 WO2010148528A1 (de) | 2009-06-23 | 2010-06-22 | Verfahren zum erstellen eines elektronischen stellwerks als ersatz eines bestehenden stellwerks |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2445771A1 true EP2445771A1 (de) | 2012-05-02 |
EP2445771B1 EP2445771B1 (de) | 2018-11-07 |
Family
ID=40942464
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP10725956.6A Active EP2445771B1 (de) | 2009-06-23 | 2010-06-22 | Verfahren zum erstellen eines elektronischen stellwerks als ersatz eines bestehenden stellwerks |
Country Status (6)
Country | Link |
---|---|
US (1) | US9783215B2 (de) |
EP (1) | EP2445771B1 (de) |
JP (1) | JP5881600B2 (de) |
CA (1) | CA2766432C (de) |
CH (1) | CH701344A1 (de) |
WO (1) | WO2010148528A1 (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2868547A1 (de) | 2013-10-24 | 2015-05-06 | Siemens Schweiz AG | Stellwerk- und Steuerungs-Architektur für Eisenbahnen |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CZ303209B6 (cs) * | 2011-03-17 | 2012-05-23 | Ažd Praha S. R. O. | Zpusob zachování bezpecného stavu zabezpecovacích systému se složenou bezpecností, zejména na železnici, pri vytvárení datových otisku |
CN102248949B (zh) * | 2011-04-12 | 2014-04-30 | 上海华为技术有限公司 | 继电器控制方法、***及列车运行控制*** |
DE102011007601A1 (de) * | 2011-04-18 | 2012-10-18 | Siemens Aktiengesellschaft | Verfahren zum Austauschen eines an ein elektronisches Stellwerk angeschlossenen Stellwerks mit Relaisschnittstellen-Ein-/Ausgang gegen ein weiteres elektronisches Stellwerk mit mindestens einem Datenbus-Ein-/Ausgang und elektronisches Stellwerk |
DE102013209546A1 (de) * | 2013-05-23 | 2014-11-27 | Siemens Aktiengesellschaft | Verfahren zum Ersetzen eines ersten Stellwerkes durch ein zweites Stellwerk |
EP2853465B1 (de) * | 2013-09-27 | 2016-03-16 | Siemens Schweiz AG | Logikschaltung und Verfahren zum Ersetzen eines zwangsgeführten Sicherheitsrelais |
DE102013223101A1 (de) * | 2013-11-13 | 2015-05-13 | Siemens Aktiengesellschaft | Bahnübergangssicherungssystem |
EP3071469B1 (de) * | 2013-12-30 | 2019-05-15 | INEO Urban Transportation Solutions | Computerverfahren und vorrichtung zur verbindung einer eisenbahnroute |
EP3312073B1 (de) | 2016-10-21 | 2023-08-23 | Schweizerische Bundesbahnen SBB | Verfahren zur prüfung eines eisenbahnsystems und eisenbahnsystem |
CN114384841B (zh) * | 2021-12-31 | 2024-04-30 | 江苏天芯微半导体设备有限公司 | 一种用于衬底处理设备的信号调制模组 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4220696A1 (de) | 1992-06-23 | 1994-01-05 | Siemens Ag | Fahrwegsicherungssystem für spurgebundene Fahrzeuge |
US5570284A (en) * | 1994-12-05 | 1996-10-29 | Westinghouse Air Brake Company | Method and apparatus for remote control of a locomotive throttle controller |
US5922034A (en) * | 1996-12-06 | 1999-07-13 | Union Switch & Signal Inc. | Programmable relay driver |
DE19832601C1 (de) * | 1998-07-09 | 2000-01-05 | Siemens Ag | Elementverbindungsplan für ein elektronisches Stellwerk |
FR2826921B1 (fr) * | 2001-07-05 | 2004-07-09 | Cit Alcatel | Procede de formation et de gestion d'itineraires et reseau mettant en oeuvre un tel procede |
ITSV20020009A1 (it) * | 2002-02-22 | 2003-08-22 | Alstom Transp Spa | Metodo per la generazione di unita' logiche di comando degli apparatidi stazione a computer vitale, cioe' nelle unita' centrali di comando |
GB0411277D0 (en) * | 2004-05-20 | 2004-06-23 | Balfour Beatty Plc | Railway signalling systems |
WO2006051355A1 (en) | 2004-11-15 | 2006-05-18 | Abb As | A control system, a method to operate a control system, a computer data signal and a graphical user interface for rail-borne vehicles |
DE202005016151U1 (de) * | 2005-10-09 | 2006-02-09 | Elpro Gmbh Berlin -Industrieholding- | Einrichtung zur Fernsteuerung eines Relais-Stellwerks unter Verwendung von hochverfügbaren diversitären Steuerungen |
US7705743B2 (en) * | 2006-03-01 | 2010-04-27 | L-3 Communications Corporation | Self-assembling wireless network, vehicle communications system, railroad wheel and bearing monitoring system and methods therefor |
DE102008009746A1 (de) * | 2008-02-18 | 2009-08-27 | Deutsche Bahn Ag | Verfahren zur Realisierung einer universellen Streckensicherungstechnik mittels industriell verfügbarer SPS-Komponenten |
-
2009
- 2009-06-23 CH CH00974/09A patent/CH701344A1/de not_active Application Discontinuation
-
2010
- 2010-06-22 CA CA2766432A patent/CA2766432C/en active Active
- 2010-06-22 WO PCT/CH2010/000160 patent/WO2010148528A1/de active Application Filing
- 2010-06-22 JP JP2012516463A patent/JP5881600B2/ja active Active
- 2010-06-22 US US13/378,337 patent/US9783215B2/en active Active
- 2010-06-22 EP EP10725956.6A patent/EP2445771B1/de active Active
Non-Patent Citations (1)
Title |
---|
See references of WO2010148528A1 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2868547A1 (de) | 2013-10-24 | 2015-05-06 | Siemens Schweiz AG | Stellwerk- und Steuerungs-Architektur für Eisenbahnen |
Also Published As
Publication number | Publication date |
---|---|
CH701344A1 (de) | 2010-12-31 |
US9783215B2 (en) | 2017-10-10 |
US20120182045A1 (en) | 2012-07-19 |
WO2010148528A1 (de) | 2010-12-29 |
JP2012530639A (ja) | 2012-12-06 |
JP5881600B2 (ja) | 2016-03-09 |
CA2766432C (en) | 2019-01-08 |
EP2445771B1 (de) | 2018-11-07 |
CA2766432A1 (en) | 2010-12-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2445771B1 (de) | Verfahren zum erstellen eines elektronischen stellwerks als ersatz eines bestehenden stellwerks | |
EP0875810B1 (de) | Verfahren und Vorrichtung zum Überwachen einer Anlage mit mehreren Funktionseinheiten | |
WO2006008257A1 (de) | Automatisierungssystem und ein-/ausgabebaugruppe für dasselbe | |
EP3100121B1 (de) | Verfahren und vorrichtung zum sicheren abschalten einer elektrischen last | |
DE102005023296B4 (de) | Zugbeeinflussungssystem | |
DE102012202046A1 (de) | System zur Steuerung, Sicherung und/oder Überwachung von Fahrwegen spurgebundener Fahrzeuge sowie Verfahren zum Betreiben eines solchen Systems | |
EP3448735B1 (de) | Servereinrichtung betreibend eine software zur steuerung einer funktion eines schienengebundenen transportsicherungssystems | |
DE10053023C1 (de) | Verfahren zum Steuern eines sicherheitskritischen Bahnbetriebsprozesses und Einrichtung zur Durchführung dieses Verfahrens | |
EP2090492B1 (de) | Verfahren zur Realisierung einer universellen Streckensicherungstechnik mittels industriell verfügbarer SPS-Komponenten | |
EP2088051B1 (de) | Verfahren und Vorrichtung zur sicheren Einstellung von einer Fahrstrasse für ein Schienenfahrzeug | |
DE102005043305A1 (de) | System-Architektur zur Steuerung und Überwachung von Komponenten einer Eisenbahnsicherungsanlage | |
EP3046825B1 (de) | Bahnübergangssicherungssystem | |
DE102004035901B4 (de) | Einrichtung zum Steuern eines sicherheitskritischen Prozesses | |
EP2978654B1 (de) | Verfahren zum ersetzen eines ersten stellwerkes durch ein zweites stellwerk | |
DE202005016151U1 (de) | Einrichtung zur Fernsteuerung eines Relais-Stellwerks unter Verwendung von hochverfügbaren diversitären Steuerungen | |
EP2868547A1 (de) | Stellwerk- und Steuerungs-Architektur für Eisenbahnen | |
EP0120339A1 (de) | Einrichtung zur sicheren Prozesssteuerung | |
WO2020239437A1 (de) | Anlagenkomponente, sicherheitsrelevante anlage und betriebsverfahren | |
WO1998007609A1 (de) | Verfahren und vorrichtung zur steuerung und überwachung einer verkehrstechnischen anlage | |
WO2003047937A1 (de) | Verfahren zum steuern eines sicherheitskritischen bahnbetriebsprozesses und einrichtung zur durchführung dieses verfahrens | |
DE102005049217A1 (de) | Verfahren und Einrichtung zur Fernsteuerung eines Relais-Stellwerks unter Verwendung von hochverfügbaren Steuerungen | |
WO2018158039A1 (de) | Umschaltung zwischen element-controllern im bahnbetrieb | |
DE10103951B4 (de) | Energieversorgungseinrichtung für bordnetzgestützte, sicherheitsrelevante Systemkomponenten von Fahrzeugen | |
DE3127363A1 (de) | "rechnergesteuertes stellwerk" | |
DE202005016150U1 (de) | Einrichtung zur Fernsteuerung eines Relais-Stellwerks unter Verwendung einer hochverfügbaren 2-aus-3 Steuerung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20111220 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: MONTIGEL, MARKUS Inventor name: HERRLI, MARKUS Inventor name: MUELLER, DAVID |
|
DAX | Request for extension of the european patent (deleted) | ||
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SUPERCOMPUTING SYSTEMS AG |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20170210 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20180518 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SUPERCOMPUTING SYSTEMS AG |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1061710 Country of ref document: AT Kind code of ref document: T Effective date: 20181115 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: GERMAN |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 502010015540 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: NV Representative=s name: FREI PATENTANWALTSBUERO AG, CH |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20181107 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190207 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190207 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190307 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190208 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190307 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 502010015540 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20190808 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20190630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190622 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190622 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20100622 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230627 Year of fee payment: 14 Ref country code: DE Payment date: 20230620 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 20230621 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20230623 Year of fee payment: 14 Ref country code: GB Payment date: 20230622 Year of fee payment: 14 Ref country code: CH Payment date: 20230702 Year of fee payment: 14 |