EP2412208B1 - Überspannungsschutz für ein busgerät - Google Patents

Überspannungsschutz für ein busgerät Download PDF

Info

Publication number
EP2412208B1
EP2412208B1 EP10705311.8A EP10705311A EP2412208B1 EP 2412208 B1 EP2412208 B1 EP 2412208B1 EP 10705311 A EP10705311 A EP 10705311A EP 2412208 B1 EP2412208 B1 EP 2412208B1
Authority
EP
European Patent Office
Prior art keywords
bus
switch
circuit
overvoltage
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP10705311.8A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP2412208A1 (de
Inventor
Bernhard Kohl
Manfred Heckmanns
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ABB AG Germany
Original Assignee
ABB AG Germany
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ABB AG Germany filed Critical ABB AG Germany
Priority to PL10705311T priority Critical patent/PL2412208T3/pl
Publication of EP2412208A1 publication Critical patent/EP2412208A1/de
Application granted granted Critical
Publication of EP2412208B1 publication Critical patent/EP2412208B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14—Circuit arrangements
    • H05B41/26—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc
    • H05B41/28—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters
    • H05B41/282—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters with semiconductor devices
    • H05B41/285—Arrangements for protecting lamps or circuits against abnormal operating conditions
    • H05B41/2851—Arrangements for protecting lamps or circuits against abnormal operating conditions for protecting the circuit against abnormal operating conditions
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B47/00—Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
    • H05B47/10—Controlling the light source
    • H05B47/175—Controlling the light source by remote control
    • H05B47/18—Controlling the light source by remote control via data-bus transmission

Definitions

  • the invention relates to a bus device with an electronic circuit, which is connected via leads to a low-voltage interface having at least a first and a second terminal for connecting a bus line to the electronic circuit, which electronic circuit comprises a power source, a control system for a plurality of distributed Consumers, in particular for lamp operating devices, as well as a bus system, which comprises a plurality of distributed arranged and connected via a bus line bus devices.
  • AC voltages up to 50 V RMS and DC voltages up to 120 V are referred to.
  • Bus devices with an electronic circuit, bus systems and control systems for a plurality of distributed consumers are already known from the prior art.
  • the DE 10 2006 033 673 A1 shows a lighting control system for a building. Each luminaire in the building is assigned a control system. The transmission of control commands to the individual lights or the electronic ballasts (ECG) of the lights is carried out according to the so-called DALI standard.
  • DALI stands for "digitally addresssable lighting interface”. It is a 2-wire bus system specially developed by the lighting industry for the transmission of digital control commands, which opens up the possibility of switching individual luminaires on and off, as well as transmitting dimming commands to control the brightness almost infinitely.
  • This DALI standard has become increasingly popular in recent times, as this can be a comfortable remote-controlled lighting control can be realized.
  • a DALI power source in the simplest case comprises a DC voltage source with a Open circuit voltage from 11.5 V to 20.5 V and an integrated current limitation to a maximum of 250 mA. This means that up to 64 ECGs connected to the DALI bus can be controlled, each of which, for example, has a BUS current consumption of a maximum of 2 mA.
  • the DALI bus further comprises at least one control unit which transmits the control commands to the connected ECGs. There are control units are known in which the power source is integrated in the control unit.
  • the DE 10 2005 057 068 A1 also shows a control system for operating a plurality of distributed consumers, in particular for operating distributed lamp operating devices, on a DALI bus.
  • the WO 00/41287 A1 shows an analog 0-10V interface which is not technically suitable for use in a DALI bus system. It is shown therein a protection circuit with two high-impedance series resistors to limit the current flowing into the circuit in the event of a fault, when a power line is connected to the terminals of the interface instead of a data line, to a tolerable value.
  • the US 2008/0258551 A1 shows a lighting control system, which DALI bus lines and assemblies that represent electronic loads, and an assembly that represents the bus power unit includes.
  • the modules, which represent electronic loads, each have a DALI communication interface with a protection circuit to protect against the mistaken confusion of DALI bus lines and power lines to the electronic loads. It is in the US 2008/0258551 A1
  • the protective circuit shown is only suitable for the protection of a DALI communication interface, not for the protection of a DALI-compliant power supply.
  • the protection principle is such that the use of a bridge rectifier, the protective circuit only works with positive overvoltage. Upon detection of positive overvoltage, a switch is then opened and the terminals are high-impedance disconnected from the circuit.
  • the bus lines are often routed in close proximity to the supply lines for the 230V mains supply.
  • the two DALI control lines can together with the power lines are routed in a common cable, it can be mistaken in the installation to a confusion of DALI control line and power line. It can therefore not be ruled out that due to carelessness during the installation of the bus devices, the supply line with 230V mains voltage is erroneously connected to the extra-low voltage interface, ie the connection terminals for connecting the bus line. As a result, a high overvoltage would then permanently be present at the low-voltage interface. Such an installation error would irreparably destroy the bus device without protective measures.
  • Voltage limiters are, for example, suppressor diodes, which become conductive when their nominal voltage is exceeded. The then flowing current must be limited, so that the suppressor diode is not thermally destroyed.
  • self-resetting fuses belonging to the group of PTC thermistors, also known as PTC (Positive Temperature Coefficient) resistors, can be used. These are solid state devices.
  • the solid-state material is a carbon-filled and thus conductive polymer, which is why a self-resetting fuse with such a material is also referred to as a polymer PTC.
  • the electrical resistance of the PTC material increases with increasing temperature. The current flow through the element causes Joule heat, which leads to a further increase in the temperature and thus the resistance.
  • the Joule heat converts the element to a high state, that is, the element switches. In this state, the voltage drop across the fuse element approaches the voltage applied to the circuit and the current again reaches a value well below the allowable value.
  • PTCs are slower in response than fuses. As a result, the suppressor diode used would be exposed to a higher thermal load until the PTC is triggered. Around To limit the peak current when the fault occurs, the PTC must also have a certain resistance in normal operation. In addition, even in the off state, a current flows through the PTC, which keeps it in the high-resistance state. As a result, the PTC in the tripped state heats up to temperatures that can reach values above 100 ° C.
  • the PTC causes a voltage drop proportional to its cold resistance. Although the resulting heating is negligible, the voltage drop in a DALI power source is dependent on the current drawn and affects the rated voltage.
  • the object of providing a permanently applied high overvoltages on its low-voltage interface protected DALI bus device, in which the power source is integrated in the control unit is achieved by a bus device having the features of claim 1.
  • An improved control system for a plurality of distributed consumers, in particular for lamp operating devices, is provided by a control system having the features of claim 7.
  • an improved bus system comprising a plurality of distributed bus devices connected via a bus line is provided by a bus system having the features of claim 8.
  • the electronic circuit comprises a current source and a current-limited voltage source for supplying power to the bus line, wherein the electronic circuit comprises a control circuit for the generation and / or processing of a digital bus signal, wherein provided in the feed line between the electronic circuit and a first terminal a first diode is connected to the supply line to the other terminal, an overvoltage detection circuit is connected, which cooperates with a first switch, so that when applying a surge of a second polarity at the low voltage interface of the first Switch the power source off.
  • the bus device according to the invention is used as a bus power source, for example as a DALI power source.
  • the bus device according to the invention also acts as a control device for a DALI bus.
  • the solution according to the invention thus defines a DALI control unit with integrated DALI power supply.
  • the bus device according to the present invention when the power source is turned off according to the invention, the bus device according to the invention is protected in the case of an applied overvoltage.
  • the first diode blocks the connection of the electronic circuit to the first terminal for example in the case of the positive half-wave of the 230 V AC voltage.
  • the over voltage detection circuit detects the presence of an overvoltage and causes the first switch to turn off the power source. This ensures protection of the electronic circuit from permanently applied alternating overvoltage of both polarities.
  • the overvoltage detection circuit operates while idle power.
  • the protection device according to the invention for protection against permanently applied overvoltage generates only a very low power loss due to the forward voltage of the first diode.
  • a bus device is also protected against permanently applied DC overvoltage.
  • positive DC overvoltage protects as described above in connection with the positive half cycle of an AC overvoltage
  • the first diode with negative DC over-voltage protects, as described above in connection with the negative half-wave of a AC overvoltage, the overvoltage detection circuit in collaboration with the first switch.
  • the overvoltage detection circuit comprises a resistor diode network.
  • the first switch is a high-voltage field effect transistor.
  • the electronic circuit can be constructed consistently with electronic components, as they are commonly used today in electronic circuit technology.
  • the control circuit for generating a level change of the digital bus signal comprises a second switch, and that for overvoltage protection of the second switch second diode is provided.
  • the second switch may, for example, be arranged such that, in the closed state, it places the two connection terminals at approximately the same potential and thus generates a voltage level corresponding to a logical zero at the low-voltage output between the two connection terminals.
  • the second switch is also a field-effect transistor
  • the bus device since the bus device according to the invention functions as a bus control unit with integrated bus power source, it is advantageous if, according to a further embodiment of the invention, the bus device comprises a microprocessor which cooperates with the control circuit.
  • the microprocessor may, for example, control the second switch to deliver digitally coded signals to the bus lines.
  • the electronic circuit may further comprise an input signal detection circuit for detecting signals received from the connected ones Bus devices are transmitted to the bus device according to the invention. Also, the input detection circuit cooperates in an advantageous embodiment with the microprocessor, so that the microprocessor can record and process the signals sent by the bus devices via the input detection circuit.
  • a control system for a plurality of distributed consumers, in particular for lamp operating devices, is characterized in that the control system comprises at least one bus device with an electronic circuit, which via supply lines is connected to a low voltage interface having at least a first and a second terminal for connecting a bus line to the electronic circuit, which electronic circuit comprises a power source, and wherein in the supply line between the electronic circuit and a first terminal, a first diode is provided which blocks when a surge of a first polarity at the low voltage interface, and wherein the supply line to the other terminal an overvoltage detection circuit is connected, which cooperates with a first switch, so that when a surge of a second polarity at the low voltage interface of the switch, the power source turns off, as well as a bus line which connects the bus device with the distributed arranged consumers.
  • a bus system which comprises a plurality of bus devices arranged distributed and connected via a bus line, is characterized in that at least one of the bus devices is a bus device with an electronic circuit which is connected via leads to a low-voltage interface, which at least one first and one second terminal for connecting a bus line to the electronic circuit, which electronic circuit comprises a current source, and wherein in the supply line between the electronic circuit and a first terminal, a first diode is provided which blocks when a surge of a first polarity at the extra-low voltage interface, and wherein the supply line to the other terminal an overvoltage detection circuit is connected, which cooperates with a first switch, so that when applying a surge of a second polarity at the low voltage section switch the switch off the power source.
  • FIG. 1 schematically shows the circuit diagram of a bus device, which operates as a control unit with integrated current-limited bus voltage supply. Shown is schematically an electronic circuit 1, which is connected via leads 14, 15 with two terminals DA + and DA - a low-voltage interface 2 and can be connected to a bus line of a DALI bus.
  • the electronic circuit 1 comprises a voltage source 3, a current source 4, a first switch 12, which is connected between the current source 4 and the terminal DA-, and a microprocessor 5.
  • the first switch 12 may be particularly advantageous, a high-voltage field effect transistor, for example a 1000V FET.
  • the voltage source 3 provides 16V DC voltage, which are applied in the idle state between the terminals DA + and DA- and to supply up to 64 DALI ECGs, each of which has a current consumption of about 2 mA, on the DALI bus.
  • the microprocessor 5 comprises all the hardware and software components required for this, in particular CPU, memory and registers and interface modules.
  • the structure and function of a microprocessor, as used here for control purposes, are also known in principle and therefore should not be described here in detail.
  • the electronic circuit 1 further comprises a connection path between the two terminals DA + and DA-, which comprises a series connection of a second switch 6 and a second diode 11, wherein the second diode 11 in the closed second switch 6 and positive level at the terminal DA + in the forward direction is poled.
  • the microprocessor 5 controls the second switch 6 via a first control line 8 so that it closes and thus the connection terminals DA + and DA- puts on almost the same potential.
  • the second switch 6 is realized here advantageously by a field effect transistor, which is switched through by the microprocessor 5.
  • connection terminal DA- is connected to the potential of DA +.
  • a corresponding signal from the input signal detection circuit 7 is supplied to the microprocessor 5 via a second control line 9, so that the microprocessor 5 is a low level from a Bus device is sent, can detect.
  • the first diode 10 is connected, and between the terminal DA and the second switch 6, the second diode 11th
  • the first diode 10 blocks and protects the electronic circuit 1 as a whole.
  • the overvoltage detection circuit 13 is connected to the first switch 12.
  • a predeterminable threshold value for example 16 V
  • the overvoltage detection circuit 13 causes the switching off of the current source 4 via the first switch 12.
  • Fig. 1 shows the functionality of the invention based on a schematic block diagram.
  • the overvoltage detection circuit 13 could be a voltage divider comprising resistors and diodes with a downstream transistor connected to the gate of an N-channel field effect transistor implementing the first switch 12.
  • the overvoltage detection circuit could pull the gate of the transistor against its drain potential. As a result, this acts as a separation of the power source 4 from the terminal DA-.
  • the overvoltage detection circuit 13 should receive only a small current when applying the mains voltage of 230 VAC, which is referred to ground, hereinafter referred to as GND for "ground” and the diode 10 flows back so that little or no heating occurs.
  • GND ground
  • the input resistance of the overvoltage detection circuit is more than 1.2 megohms.
  • the power loss generated thereby, which occurs only at the negative half-wave, is only a few mW, for example ⁇ 30mW.
  • the overvoltage detection circuit 13 operates idle at rest. It comprises, as already mentioned, resistors, zener diodes and cooperates with a field effect transistor. It only supplies itself from the second connection terminal DA- in case of the negative half-wave of an overvoltage. In normal operation, when the bus line is correctly connected and no overvoltage is present at the low voltage interface 2, the power consumption is zero. Only when applied overvoltages above 16V current flows into the overvoltage detection circuit 13 into it. The input resistance is then about 1.2 megohms. The overvoltage detection circuit 13 is dimensioned with the high input resistance so that it has a response in the range of a few milliseconds. It therefore does not respond to transient, fast overvoltage peaks, but only to a longer overvoltage.
  • the over-voltage detection circuit turns the switch 12 on again after a delay of a few milliseconds, typically 50..100 ms.
  • the gate of the field effect transistor is no longer pulled against its drain potential.
  • the field effect transistor operates again in its function as a current source.
  • this acts as a connection of the current source 4 to the terminal DA.
  • the overvoltage protection automatically resets itself after elimination of the overvoltage.
  • the input detection circuit 7 is also high-impedance (> 1.2MegaOhm), so that even when connecting 230V overvoltage less than 30mW of power loss occur.
  • the arrangement comprising the diodes 10 and 11, the overvoltage detection circuit 13 and the switch 12 may also be considered as a distributed auxiliary electronic circuit integrated in the final stage of a bus device. It monitors the voltage between the two terminals DA + and DA- and disconnects the terminals from the remainder of the circuit in the event of a fault.
  • the circuit operates almost without power in normal operation as well as in the event of a fault, the power loss is less than 100 mW.
  • the circuit protects the output stage and thus the electronic circuit of the bus device regardless of the operational readiness of the control unit.
  • the protective effect is independent of whether the microcontroller 5 is active or not, i. the protective effect is achieved purely by circuitry measures and is independent of software.
  • the present invention deals with overvoltage protection for a bus device with an electronic circuit, in particular a DALI power supply or a DALI control device with integrated power supply.
  • Advantageous features of the invention are that the overvoltage protection automatically resets itself after elimination of the overvoltage that less than 100mW power loss is generated in the event of an overvoltage, so that there is no significant heat development, so that the bus device without restriction may be permanently connected to overvoltage and complies with the EMC guidelines for power lines
  • the embodiment according to FIG. 2 differs from the embodiment according to Fig. 1 in that the overvoltage detection circuit 13 is also connected to the supply line 14 to the first output terminal DA +. This makes it possible for the overvoltage detection circuit to switch off even in the event of an overvoltage which is applied as a positive DC voltage.
  • the embodiment according to FIG. 3 differs from the embodiment according to Fig. 1 in that a circuit arrangement is added which ensures that when closing the second switch 6 no unwanted voltage increase at the terminal DA + arises, caused by the line capacitance 25 and the diode 10th
  • This circuit arrangement comprises a second current source 21 as a current limiting circuit, a third switch 22 and a coupling circuit 20.
  • the coupling circuit comprises a coupling capacitor 23 and a bleeder 24 against the reference potential of the circuit.
  • the second current source 21 and the third switch 22 are constructed similarly to the current source 4 and the first switch 12.
  • the second current source 21 comprises an N-channel field-effect transistor.
  • the third switch 22 is then an N-channel field effect transistor whose gate is connected to the overvoltage detection circuit 13.
  • the third switch 22 is closed in normal operation. If the second switch 6 is opened, the line capacitance charges up to nominal voltage. If the second switch 6 is closed, the point A is raised to twice the rated voltage at DA +, because the first diode 10 is reverse-biased and prevents rapid discharge of the line capacitance 25. Under certain circumstances, the discharge of the line capacitance could take place so slowly, without additional measures, that the signal curve with regard to the edge steepness required by the DALI protocol could be impaired.
  • the circuit arrangement comprising the second current source 21 as a current-limiting circuit, the third switch 22 and the coupling circuit 20 serves to accelerate the discharge of the line capacitance.
  • the second current source 21 is switched on via the coupling capacitor 23, via which the line capacitance 25 can discharge.
  • the bleeder 24 discharges the coupling capacitor 23 with the time constant of the RC network 23, 24 and thus ensures that the second current source 21 is not turned on during the entire on time of the second switch 6, but only until the terminals DA and DA + at the same potential.
  • the coupling capacitor 23 first raises the potential at the gate of the N-channel field-effect transistor of the second current source 21 when closing the second switch 6, thereby switching it on.
  • the coupling circuit 20 is a passive RC network, which does not require an external power supply.
  • the third switch 22 an N-channel field effect transistor, is also connected to the overvoltage detection circuit 13 as the first switch 12. Upon detection of overvoltage, the overvoltage detection circuit pulls the gate of the field effect transistor 22 below its source potential, thereby blocking the transistor. As a result, this acts as a separation of the current source 21 from the terminal DA +.
  • the third switch 22 may be connected to a further overvoltage detection circuit.
  • the first and third switches 12, 22 can also be realized differently than with field-effect transistors, for example by means of relays or other mechanical switching elements, so that a galvanic isolation is achieved.

Landscapes

  • Protection Of Static Devices (AREA)
  • Emergency Protection Circuit Devices (AREA)
EP10705311.8A 2009-03-26 2010-02-24 Überspannungsschutz für ein busgerät Active EP2412208B1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PL10705311T PL2412208T3 (pl) 2009-03-26 2010-02-24 Zabezpieczenie przeciwnapięciowe dla zespołu magistrali

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102009015068A DE102009015068A1 (de) 2009-03-26 2009-03-26 Überspannungsschutz für ein Busgerät
PCT/EP2010/001128 WO2010108580A1 (de) 2009-03-26 2010-02-24 Überspannungsschutz für ein busgerät

Publications (2)

Publication Number Publication Date
EP2412208A1 EP2412208A1 (de) 2012-02-01
EP2412208B1 true EP2412208B1 (de) 2013-08-14

Family

ID=42010327

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10705311.8A Active EP2412208B1 (de) 2009-03-26 2010-02-24 Überspannungsschutz für ein busgerät

Country Status (6)

Country Link
EP (1) EP2412208B1 (zh)
CN (1) CN102369789B (zh)
DE (1) DE102009015068A1 (zh)
ES (1) ES2433241T3 (zh)
PL (1) PL2412208T3 (zh)
WO (1) WO2010108580A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9807846B1 (en) 2015-12-04 2017-10-31 General Electric Company Protection circuit assembly and method

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102011052803A1 (de) 2011-08-18 2013-02-21 Phoenix Contact Gmbh & Co. Kg Basiselement zur Aufnahme eines Überspannungsschutzmoduls
CN104597823B (zh) * 2014-12-08 2017-12-29 深圳市国微电子有限公司 航空总线***及其保护电路
US10305275B2 (en) 2016-02-13 2019-05-28 Current Lighting Solutions, Llc Data interface with overvoltage protection for two-way digital control bus system
EP3240133B1 (de) 2016-04-28 2018-12-12 Siemens Aktiengesellschaft Busteilnehmer
TWI647909B (zh) 2018-01-19 2019-01-11 立積電子股份有限公司 開關裝置
DE102018205589A1 (de) * 2018-04-12 2019-10-17 Tridonic Gmbh & Co Kg Mehrkanal-LED-Treibervorrichtung für mehrere LED-Module sowie Verfahren zum Betreiben einer Mehrkanal-LED-Treibervorrichtung
TWI666841B (zh) * 2018-07-20 2019-07-21 立積電子股份有限公司 信號開關裝置
US11764775B2 (en) 2021-09-28 2023-09-19 Richwave Technology Corp. Switch device

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DD276572A1 (de) * 1988-10-28 1990-02-28 Hochschule F Verkehrs Wesen Fr Schaltungsanordnung zum schutz vor ueberspannungen
US6144539A (en) 1999-01-06 2000-11-07 Osram Sylvania Inc. Arrangement for protecting low-voltage control circuitry from externally applied high voltages, and dimming ballast employing such an arrangement
US6356027B1 (en) * 1999-05-07 2002-03-12 Philips Electronics North America Corporation 0-10V dimming interface protection circuit
US6344958B1 (en) * 2000-02-10 2002-02-05 Fairchild Semiconductor Corp. Overvoltage protection circuit with overvoltage removal sensing
US6204613B1 (en) * 2000-02-18 2001-03-20 Bryce L. Hesterman Protected dimming control interface for an electronic ballast
EP1413177A1 (en) * 2001-07-19 2004-04-28 Koninklijke Philips Electronics N.V. Overvoltage protection for hid lamp ballast
JP4169008B2 (ja) * 2005-01-31 2008-10-22 松下電工株式会社 Ｌｅｄ駆動装置、及びそれを用いた照明装置
DE102005057068A1 (de) 2005-11-30 2007-06-06 Zumtobel Lighting Gmbh Steuerungssystem für mehrere verteilt angeordnete Verbraucher, insbesondere für Lampenbetriebsgeräte, sowie Verfahren zur Inbetriebnahme
DE102006033673A1 (de) 2006-07-20 2008-01-24 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Schaltgerät, System zum Steuern einer Lampe und Lichtsteuerungssystem für ein Gebäude mit zumindest einer Leuchte
US7902771B2 (en) * 2006-11-21 2011-03-08 Exclara, Inc. Time division modulation with average current regulation for independent control of arrays of light emitting diodes
US7764479B2 (en) 2007-04-18 2010-07-27 Lutron Electronics Co., Inc. Communication circuit for a digital electronic dimming ballast
CN201210761Y (zh) * 2008-05-29 2009-03-18 上海恒烁光电科技有限公司 路灯控制器

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9807846B1 (en) 2015-12-04 2017-10-31 General Electric Company Protection circuit assembly and method

Also Published As

Publication number Publication date
CN102369789B (zh) 2015-04-01
WO2010108580A1 (de) 2010-09-30
EP2412208A1 (de) 2012-02-01
ES2433241T3 (es) 2013-12-10
DE102009015068A1 (de) 2010-10-07
PL2412208T3 (pl) 2014-01-31
CN102369789A (zh) 2012-03-07

Similar Documents

Publication Publication Date Title
EP2412208B1 (de) Überspannungsschutz für ein busgerät
EP1384303A2 (de) Stromversorgung mit abschaltsicherung
DE102009016904B4 (de) Schnittstelle zum Ansteuern eines elektronischen Vorschaltgeräts
EP3449478B1 (de) Modul zur bereitstellung einer eigensicheren elektrischen ausgangsleistung sowie explosionsgeschützte leuchte
DE3732334C2 (zh)
EP3017543B1 (de) Schaltungsanordnung zum schutz von mindestens einem bauteil eines zweidrahtstromkreises
EP1954104B1 (de) Schnittstelle für Tastersignale und Digitalsignale mit Schutzschaltung
EP0588273B1 (de) Verfahren zum elektronischen Dimmen und Dimmer zur Durchführung des Verfahrens
DE102007025243B3 (de) Digitale Eingangsschaltung
DE102014002058A1 (de) Überstromschutzvorrichtung
EP3079215A1 (de) Verfahren zur verbesserten absicherung eines elektronischen gerätes gegen überstrom und überspannung, sowie nachrüstsatz zur umsetzung dieses verfahrens
DE102007047847B4 (de) Verkehrssignalanlage mit Signalgebern und einer Steuereinrichtung zum Steuern von Leuchten in den Signalgebern
EP2517076B1 (de) Elektrische schaltung zum schalten und/oder dimmen von lasten
DE112017001436T5 (de) Lichtbogenunterdrückungsverbinder
EP2949185A1 (de) Led-modul, leuchte und verfahren zum betreiben eines led-moduls
EP3370484A1 (de) Leuchtdiodenschaltung und leuchte
EP0432459A2 (de) Einschaltstrombegrenzer
DE19731700A1 (de) Dimmer
AT500039A2 (de) Schaltungsanordnung mit einer led-anordnung
DE102018109979B3 (de) Schutzschaltung, Betriebsverfahren für eine Schutzschaltung und Computersystem
DE102015217835A1 (de) Versorgungseinheit für einen Bus
DE102008004455B4 (de) Nichtreversibel unterbrechbarer Programmieranschluss, elektronisches Gerät mit einem solchen Anschluss und Verfahren zum Unterbrechen eines solchen Programmieranschlusses
DE19800188C2 (de) Verfahren und Vorrichtung zum Schützen einer CPU gegen eine Überspannung oder einen Überstrom
DE10357538B4 (de) Vorschaltgerät mit verbesserter Lampenüberwachung
DE102013214873B4 (de) Spannungs-Konditionierungsmodul für Leuchtmittelkonverter

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20110817

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20120629

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 627473

Country of ref document: AT

Kind code of ref document: T

Effective date: 20130815

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502010004351

Country of ref document: DE

Effective date: 20131010

REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2433241

Country of ref document: ES

Kind code of ref document: T3

Effective date: 20131210

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20130814

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131114

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130807

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131214

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131216

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

REG Reference to a national code

Ref country code: PL

Ref legal event code: T3

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131115

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20140515

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502010004351

Country of ref document: DE

Effective date: 20140515

BERE Be: lapsed

Owner name: ABB A.G.

Effective date: 20140228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140224

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140228

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140224

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20100224

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130814

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 20240325

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20240220

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240219

Year of fee payment: 15

Ref country code: GB

Payment date: 20240219

Year of fee payment: 15

Ref country code: CH

Payment date: 20240301

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: TR

Payment date: 20240220

Year of fee payment: 15

Ref country code: PL

Payment date: 20240215

Year of fee payment: 15

Ref country code: IT

Payment date: 20240228

Year of fee payment: 15

Ref country code: FR

Payment date: 20240221

Year of fee payment: 15