EP2227744A1 - Signalverarbeitungsvorrichtung - Google Patents
SignalverarbeitungsvorrichtungInfo
- Publication number
- EP2227744A1 EP2227744A1 EP08869133A EP08869133A EP2227744A1 EP 2227744 A1 EP2227744 A1 EP 2227744A1 EP 08869133 A EP08869133 A EP 08869133A EP 08869133 A EP08869133 A EP 08869133A EP 2227744 A1 EP2227744 A1 EP 2227744A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- signal processing
- processing device
- signal
- processing means
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000012545 processing Methods 0.000 title claims abstract description 177
- 238000012360 testing method Methods 0.000 claims description 42
- 238000011156 evaluation Methods 0.000 claims description 4
- 238000003672 processing method Methods 0.000 claims description 2
- 238000000034 method Methods 0.000 description 5
- 238000011161 development Methods 0.000 description 3
- 108010076504 Protein Sorting Signals Proteins 0.000 description 2
- 238000003745 diagnosis Methods 0.000 description 2
- 101000836873 Homo sapiens Nucleotide exchange factor SIL1 Proteins 0.000 description 1
- 102100027096 Nucleotide exchange factor SIL1 Human genes 0.000 description 1
- 101000880156 Streptomyces cacaoi Subtilisin inhibitor-like protein 1 Proteins 0.000 description 1
- 101000879675 Streptomyces lavendulae Subtilisin inhibitor-like protein 4 Proteins 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 238000011002 quantification Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
- G06F11/2242—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors in multi-processor systems, e.g. one processor becoming the test master
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2023—Failover techniques
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2038—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant with a single idle spare processing component
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2051—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant in regular structures
Definitions
- German safety standard DIN EN 61508 requires appropriate diagnostic coverage for different safety integrity levels SIL1 to SIL4. In the implementation, these mean
- the diagnostic units work with test pulses which, however, can disturb or delay the respective process by influencing the timing and processes, so that the actual processing of the safety function may be disturbed for this period.
- the invention is based on the finding that the safety redundancy for the test time is not impaired if the respective safety component to be tested, such as a signal processing device, is replaced by a preferably identically constructed or identically identical device at least for the duration of the tests to be performed. It is not necessary that the facilities must be physically or technically identical. The facilities may be different and yet provide the same function with a different internal structure and operation. The inventive concept is thus based on providing a dual redundancy and providing security-relevant elements at least three times.
- the application relates to a signal processing device having a first signal processing device, a second Signal processing device, a third signal processing device and a
- Security device which may be, for example, a diagnostic and / or test device or a channel, wherein the first signal processing means and the second signal processing means for providing signal processing redundancy, for example, operated in parallel and adapted to output in response to an input signal in each case an output signal, and wherein the safety device is designed to replace the first signal processing means or the second signal processing means by the third signal processing means.
- Safety device which is not necessarily designed itself as a test and / or diagnostic device, provided and correspondingly functionally adapted to replace any signal processing means by another signal processing means.
- the released signal processing device can then be connected to a test and / or diagnostic device, and thus this test and / or diagnostic device is available for testing and / or for diagnosis.
- the first signal processing means, the second signal processing means and the third signal processing means are respectively adapted to output the same output information, which may be represented by an output signal, in response to the same input information which may be represented by an input signal, for example.
- the signals may also have different formats, such that, for example, a first input signal digital, a second input signal, including a second input signal corresponding to the first input signal
- Input signal analog and a third input signal, including one of the first input signal and / or the second input signal corresponding third input signal, negated, etc. may be.
- the security-relevant information content can thus be identical in each case.
- the safety device is designed to replace the first signal processing device or the second signal processing device by the third signal processing device if the output signals of the first signal processing device and the second signal processing device differ.
- the safety device is designed to replace the first signal processing device or the second signal processing device by the third signal processing device in order to check an output signal of the first signal processing device or the second signal processing device in response to a test input signal.
- the safety device comprises a diagnostic device for checking the output signal of the respective signal processing device in response to a test input information, which may be represented by a test input signal, for example by a test pattern.
- the first or the second signal processing device is designed, the output signal of the second or the first
- the signal processing device further comprises a signal evaluation device, which is designed to output only the output information or the output signal of the first signal processing device or the second signal processing device if the output information or the output signals of the first and the second signal evaluation device are the same.
- Safety device further comprises a switching device for switching off the first or the second Signal processing device and for connecting the third signal processing means.
- the invention relates to an integrated signal processing element with the signal processing device according to the invention.
- the invention relates to an electronic system with the signal processing device according to the invention, a signal bus and an interface device for acting on the signal bus with the output signal of the first signal processing device and / or the second signal processing device.
- the interface device may also be adapted to form a single common output signal from both output signals.
- the invention relates to a signal processing method comprising the steps of
- an input information which may be represented by an input signal, by a first signal processing means and by a second signal processing means, to provide signal processing redundancy, and the
- a safety device which may be, for example, a diagnostic and / or test device or channel.
- FIG. 2 shows a signal processing device according to a further embodiment.
- the signal processing device shown in FIG. 1 comprises a first signal processing device 101, a second signal processing device 103, which is arranged parallel to the first signal processing device 101, and a third signal processing device 105.
- the signal processing device further comprises a safety device 107, which is connected to the inputs and the outputs of Signal processing means 101, 103 and 105 is coupled.
- the signal processing devices 101 and 103 are combined into a redundancy block 109 and are preferably connected in parallel and constructed identically. It should be mentioned, however, that the signal processing devices can also be diversified signal processing devices. Therefore, in the case of proper operation of both signal processing devices 101 and 103, in each case the same or corresponding output signal can be expected in response to the same or corresponding input signal.
- the same or corresponding signals may also have different formats, and thus may be present, for example, in a digital, analog or negated manner.
- the safety device 107 can replace one of the safety devices 101 and 103 arranged in the redundancy block 109 with the third safety device 105 designed as a further redundancy, for example by switching.
- the switching can take place, for example, by means of electronic switches which remove the respective channel or the respective signal processing device from the redundancy block or the security chain 109 and at the same time integrate the other channel or the third processing device 105 into the security chain 109.
- the switching time of the switching electronics is preferably as short as possible in order not to influence the overall function of the signal processing device.
- the respective signal processing device to be integrated or the respective channel can be filled with the current input values, whereupon the switching, e.g. as described above, can take place.
- the switching e.g. as described above
- both channels 101 and 103 can be operated in parallel for a predeterminable time and independently of one another
- Deliver results that are compared at the output for example.
- the switching can be carried out as described above.
- the signal processing devices 101, 103 and 105 may be configured to perform any signal processing functionalities and may each comprise a plurality of integrated components.
- the signal processing means may, for example, form safety-relevant processing channels and / or be provided for decoding, encoding, processing the input signals using cryptographic methods, filtering or amplifying.
- the safety device 107 may be designed, for example, as a diagnostic or test unit and implemented using a microcontroller or a simple state machine that is, for example, exactly adapted to the safety function. Both the safety device 107 and the
- Signal processing devices 101, 103 and 105 may be digital or analog devices.
- the signal processing devices 101, 103, and 105 may have a security function.
- the devices 101 and 103 can be supplied or acted upon with predefinable input variables, the respective output values being able to be output with, for example, previously determined values or with reference values, e.g. be compared by the safety device 107 or by a comparator arranged therein. By comparing the data, the functionality of the respective channel 101 or 103 can be checked.
- predetermined input patters can be used as input variables, which can be generated, for example, by a permutation of a bit pattern.
- the signal processing devices 101, 103 and 105 may have further interfaces that can be acted upon by further test signals in order to achieve an even higher diagnostic coverage. If, for example, the signal processing devices 101 and 103 are intended to detect two input signals, to filter them with a predefinable filter time and then to connect using the "AND" link, the filter effect of the respective channel can be achieved by applying input signals with different 0- and 1- consequences are checked. In this case, for example, short signal sequences, which consist for example of two or three bits, are created, which then have to be executed. In addition, longer signal sequences can be used which the filter function must not filter out. In order to check the "AND" connection completely, the sequences 00, 01, 10 and 11 can be created on the input side as input states. For more complex systems, longer bit sequences can be provided.
- Fig. 2 shows a signal processing apparatus according to another embodiment.
- the signal processing device comprises a redundancy block 201 with a first signal processing device 203 and a second signal processing device 205.
- the signal processing devices 203 and 205 are connected in parallel so that the redundancy block 201 has an input 206 and an output 207.
- the signal processing device further comprises a safety device 209 with a diagnostic device 211 and a third signal processing device 213.
- Signal processing device 213 form a test unit, wherein the diagnostic device 211 feeds the third signal processing device 213 with a test pattern and evaluates a response signal of the third signal processing device. Does that correspond Response signal the expected response signal to the respective test pattern, the operation of the third signal processing device is classified as correct. Thereupon, either the first or the second signal processing device 203 or 205 can be replaced by the third signal processing device 213 and checked in the aforementioned manner.
- the signal processing means 203 and 207 combined into the redundancy block 201 are referred to as
- Channels can be understood, are at runtime in the illustrated in Fig. 2 safety chain of the redundancy block 201 and take over the execution of the respective safety function.
- the free channel 213, which is not involved in the safety function at this time, is under test. Once the test is completed, the tested channel is included in the safety chain and a vacant channel is removed from it and connected to the diagnostic unit 211 for testing purposes. If this unit has also been fully tested, then another switch is made connecting the third channel to the test environment.
- This procedure has the advantage that during the test the respective channel to be tested is not in the safety chain.
- the complete spectrum of test patterns can be applied to the channel to be tested, which means that a 100% test depth can be achieved. The test patterns can be taken from the development process, thus reducing the development effort for the development of the diagnostic unit
- test pulses of the test pattern do not interfere with the safety function because the channel under test is not in the safety chain of the redundancy block 201 during the test. Since only one diagnostic unit 211 is needed, it is a cost effective one Realization possible, in which a plurality of signal processing devices (channels) can be checked. Due to the achievable test depth better results of the quantification can be achieved.
- the signal processing devices shown in Figs. 1 and 2 may be e.g. with ASICs (Application Specific Integrated Circuit) or FPGAs (FPGA: Field Programmable Gate Array).
- the signal processing means (channels) may be the same or different, and preferably a single diagnostic unit is needed to check the plurality of signal processing means.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Hardware Redundancy (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102007062974A DE102007062974B4 (de) | 2007-12-21 | 2007-12-21 | Signalverarbeitungsvorrichtung |
PCT/EP2008/010605 WO2009083116A1 (de) | 2007-12-21 | 2008-12-12 | Signalverarbeitungsvorrichtung |
Publications (1)
Publication Number | Publication Date |
---|---|
EP2227744A1 true EP2227744A1 (de) | 2010-09-15 |
Family
ID=40578169
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP08869133A Withdrawn EP2227744A1 (de) | 2007-12-21 | 2008-12-12 | Signalverarbeitungsvorrichtung |
Country Status (4)
Country | Link |
---|---|
US (1) | US8965735B2 (de) |
EP (1) | EP2227744A1 (de) |
DE (1) | DE102007062974B4 (de) |
WO (1) | WO2009083116A1 (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5549665B2 (ja) * | 2011-12-28 | 2014-07-16 | 株式会社デンソー | 車両制御装置及びソフトウェア部品 |
DE102012010143B3 (de) | 2012-05-24 | 2013-11-14 | Phoenix Contact Gmbh & Co. Kg | Analogsignal-Eingangsschaltung mit einer Anzahl von Analogsignal-Erfassungskanälen |
DE102012108458A1 (de) * | 2012-09-11 | 2014-03-13 | Endress + Hauser Process Solutions Ag | Verfahren zum sicheren Betreiben einer Anlage der Prozess- und/oder Automatisierungstechnik |
Family Cites Families (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3564506A (en) * | 1968-01-17 | 1971-02-16 | Ibm | Instruction retry byte counter |
GB1308497A (en) * | 1970-09-25 | 1973-02-21 | Marconi Co Ltd | Data processing arrangements |
DE2108496C3 (de) * | 1971-02-23 | 1978-12-14 | Standard Elektrik Lorenz Ag, 7000 Stuttgart | Schaltungsanordnung zur ständigen Funktionskontrolle der Informationsverarbeitung und der Ausgabe von Datentelegrammen, insbesondere für prozeßrechnergesteuerte Eisenbahnsignalanlagen |
BE790654A (fr) * | 1971-10-28 | 1973-04-27 | Siemens Ag | Systeme de traitement avec des unites de systeme |
US4358823A (en) | 1977-03-25 | 1982-11-09 | Trw, Inc. | Double redundant processor |
US4345324A (en) * | 1980-07-09 | 1982-08-17 | Christian Rovsing A/S | Process and system for error detection in a computer-controlled telephone exchange |
US4931922A (en) * | 1981-10-01 | 1990-06-05 | Stratus Computer, Inc. | Method and apparatus for monitoring peripheral device communications |
US4486826A (en) * | 1981-10-01 | 1984-12-04 | Stratus Computer, Inc. | Computer peripheral control apparatus |
US4707621A (en) * | 1982-07-13 | 1987-11-17 | Hitachi, Ltd. | Multiplex control apparatus having middle value selection circuit |
US5142677A (en) * | 1989-05-04 | 1992-08-25 | Texas Instruments Incorporated | Context switching devices, systems and methods |
EP0323013B1 (de) * | 1987-11-30 | 1995-08-30 | International Business Machines Corporation | Verfahren zum Betreiben eines einen anteilig genutzten virtuellen Speicher verwendenden Multiprozessorsystems |
US5023776A (en) * | 1988-02-22 | 1991-06-11 | International Business Machines Corp. | Store queue for a tightly coupled multiple processor configuration with two-level cache buffer storage |
US5220566A (en) * | 1989-02-10 | 1993-06-15 | Minolta Camera Kabushiki Kaisha | Multiplexer for use in data processing system |
US5652910A (en) * | 1989-05-04 | 1997-07-29 | Texas Instruments Incorporated | Devices and systems with conditional instructions |
US5617574A (en) * | 1989-05-04 | 1997-04-01 | Texas Instruments Incorporated | Devices, systems and methods for conditional instructions |
US5325517A (en) * | 1989-05-17 | 1994-06-28 | International Business Machines Corporation | Fault tolerant data processing system |
US5243704A (en) * | 1989-05-19 | 1993-09-07 | Stratus Computer | Optimized interconnect networks |
US5220668A (en) * | 1990-09-21 | 1993-06-15 | Stratus Computer, Inc. | Digital data processor with maintenance and diagnostic system |
CA2059143C (en) * | 1991-01-25 | 2000-05-16 | Takeshi Miyao | Processing unit for a computer and a computer system incorporating such a processing unit |
US5684807A (en) * | 1991-04-02 | 1997-11-04 | Carnegie Mellon University | Adaptive distributed system and method for fault tolerance |
US5774640A (en) * | 1991-10-21 | 1998-06-30 | Tandem Computers Incorporated | Method and apparatus for providing a fault tolerant network interface controller |
US5428769A (en) * | 1992-03-31 | 1995-06-27 | The Dow Chemical Company | Process control interface system having triply redundant remote field units |
US20020091850A1 (en) * | 1992-10-23 | 2002-07-11 | Cybex Corporation | System and method for remote monitoring and operation of personal computers |
US5363501A (en) * | 1992-12-22 | 1994-11-08 | Sony Electronics, Inc. | Method for computer system development verification and testing using portable diagnostic/testing programs |
US5838899A (en) | 1994-09-20 | 1998-11-17 | Stratus Computer | Digital data processing methods and apparatus for fault isolation |
US5881219A (en) * | 1996-12-26 | 1999-03-09 | International Business Machines Corporation | Random reliability engine for testing distributed environments |
DE19716197A1 (de) * | 1997-04-18 | 1998-10-22 | Itt Mfg Enterprises Inc | Mikroprozessorsystem für sicherheitskritische Regelungen |
JP4105831B2 (ja) * | 1998-09-11 | 2008-06-25 | 株式会社アドバンテスト | 波形発生装置、半導体試験装置、および半導体デバイス |
US6314531B1 (en) * | 1998-09-29 | 2001-11-06 | International Business Machines Corporation | Method and system for testing and debugging distributed software systems by using network emulation |
DE10006206A1 (de) * | 2000-02-11 | 2001-08-30 | Daimler Chrysler Ag | Elektronisches Steuersystem |
US6550018B1 (en) * | 2000-02-18 | 2003-04-15 | The University Of Akron | Hybrid multiple redundant computer system |
US6732300B1 (en) * | 2000-02-18 | 2004-05-04 | Lev Freydel | Hybrid triple redundant computer system |
US6985945B2 (en) | 2000-12-07 | 2006-01-10 | Ipass, Inc. | Service quality monitoring process |
US7076714B2 (en) * | 2000-07-31 | 2006-07-11 | Agilent Technologies, Inc. | Memory tester uses arbitrary dynamic mappings to serialize vectors into transmitted sub-vectors and de-serialize received sub-vectors into vectors |
US7499761B2 (en) * | 2001-01-09 | 2009-03-03 | Sis-Tech Applications, L.P. | Variable function voting solenoid-operated valve apparatus having air-to-move valve actuators and testing method therefor |
US6862693B2 (en) | 2001-04-13 | 2005-03-01 | Sun Microsystems, Inc. | Providing fault-tolerance by comparing addresses and data from redundant processors running in lock-step |
US6985975B1 (en) | 2001-06-29 | 2006-01-10 | Sanera Systems, Inc. | Packet lockstep system and method |
US20030028640A1 (en) * | 2001-07-30 | 2003-02-06 | Vishal Malik | Peer-to-peer distributed mechanism |
US7020797B2 (en) * | 2001-09-10 | 2006-03-28 | Optimyz Software, Inc. | Automated software testing management system |
US20030172205A1 (en) * | 2002-01-11 | 2003-09-11 | Bastian Richard Henry | Methods and components for mechanical computer |
US20040153813A1 (en) * | 2002-12-17 | 2004-08-05 | Swoboda Gary L. | Apparatus and method for synchronization of trace streams from multiple processors |
US7435990B2 (en) * | 2003-01-15 | 2008-10-14 | International Business Machines Corporation | Arrangement for testing semiconductor chips while incorporated on a semiconductor wafer |
DE10301504B3 (de) * | 2003-01-17 | 2004-10-21 | Phoenix Contact Gmbh & Co. Kg | Einsignalübertragung sicherer Prozessinformation |
US6925617B2 (en) * | 2003-01-22 | 2005-08-02 | Sun Microsystems, Inc. | Method and apparatus for generating test pattern for integrated circuit design |
US20050240806A1 (en) | 2004-03-30 | 2005-10-27 | Hewlett-Packard Development Company, L.P. | Diagnostic memory dump method in a redundant processor |
US8581610B2 (en) * | 2004-04-21 | 2013-11-12 | Charles A Miller | Method of designing an application specific probe card test system |
DE102004027273A1 (de) * | 2004-06-04 | 2005-12-29 | Infineon Technologies Ag | Halbleiterbaustein mit einer ersten und mindestens einer weiteren Halbleiterschaltung und Verfahren |
US7346808B2 (en) * | 2004-06-09 | 2008-03-18 | Hewlett-Packard Development Company, L.P. | Diagnostic method, system, and program that isolates and resolves partnership problems between a portable device and a host computer |
US7409594B2 (en) | 2004-07-06 | 2008-08-05 | Intel Corporation | System and method to detect errors and predict potential failures |
US7908313B2 (en) * | 2004-07-21 | 2011-03-15 | The Mathworks, Inc. | Instrument-based distributed computing systems |
US20060085158A1 (en) * | 2004-09-27 | 2006-04-20 | Sony Corporation | Mobile apparatus for testing personal computers |
US20060090136A1 (en) * | 2004-10-01 | 2006-04-27 | Microsoft Corporation | Methods and apparatus for implementing a virtualized computer system |
US8978011B2 (en) * | 2005-05-09 | 2015-03-10 | International Business Machines Corporation | Managing test results in a data center |
US7657789B1 (en) * | 2005-06-10 | 2010-02-02 | Microsoft Corporation | Multi-machine testing system and method for testing software |
US7725215B2 (en) * | 2005-08-05 | 2010-05-25 | Honeywell International Inc. | Distributed and recoverable digital control system |
US20070168734A1 (en) * | 2005-11-17 | 2007-07-19 | Phil Vasile | Apparatus, system, and method for persistent testing with progressive environment sterilzation |
CN101384917B (zh) * | 2006-02-07 | 2012-05-30 | 惠瑞捷(新加坡)私人有限公司 | 具有信号转发器的多级数据处理器 |
WO2007107766A1 (en) * | 2006-03-22 | 2007-09-27 | British Telecommunications Public Limited Company | Method and apparatus for automated testing software |
US7730352B2 (en) * | 2006-06-28 | 2010-06-01 | Microsoft Corporation | Testing network applications without communicating over a network layer communication link |
JP4967532B2 (ja) * | 2006-08-25 | 2012-07-04 | 富士通セミコンダクター株式会社 | 半導体集積回路および半導体集積回路のテスト方法 |
US7657854B2 (en) * | 2006-11-24 | 2010-02-02 | Freescale Semiconductor, Inc. | Method and system for designing test circuit in a system on chip |
US7624309B2 (en) * | 2007-01-16 | 2009-11-24 | Microsoft Corporation | Automated client recovery and service ticketing |
US7809520B2 (en) * | 2007-11-05 | 2010-10-05 | Advantest Corporation | Test equipment, method for loading test plan and program product |
-
2007
- 2007-12-21 DE DE102007062974A patent/DE102007062974B4/de active Active
-
2008
- 2008-12-12 US US12/808,044 patent/US8965735B2/en active Active
- 2008-12-12 EP EP08869133A patent/EP2227744A1/de not_active Withdrawn
- 2008-12-12 WO PCT/EP2008/010605 patent/WO2009083116A1/de active Application Filing
Non-Patent Citations (1)
Title |
---|
See references of WO2009083116A1 * |
Also Published As
Publication number | Publication date |
---|---|
US20100318325A1 (en) | 2010-12-16 |
WO2009083116A1 (de) | 2009-07-09 |
US8965735B2 (en) | 2015-02-24 |
DE102007062974B4 (de) | 2010-04-08 |
DE102007062974A1 (de) | 2009-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE10307342B4 (de) | Vorrichtung und Verfahren zur modellbasierten On-Board-Diagnose | |
EP0766092B1 (de) | Testbare Schaltungsanordnung mit mehreren identischen Schaltungsblöcken | |
DE102016220197A1 (de) | Verfahren zum Verarbeiten von Daten für ein automatisiertes Fahrzeug | |
EP3024707A1 (de) | Verfahren und elektronische schaltungsanordnung zur redundanten signalverarbeitung einer sicherheitsrelevanten anwendung, kraftfahrzeugbremssystem und kraftfahrzeug damit sowie verwendung einer derartigen elektronischen schaltungsanordnung | |
DE10392545B4 (de) | Elektronische Schaltungsanordnung zur fehlerabgesicherten Analog-/Digital-Umwandlung von Signalen | |
DE102007062974B4 (de) | Signalverarbeitungsvorrichtung | |
DE102013111888A1 (de) | Sicherheitsvorrichtung zum mehrkanaligen Verarbeiten eines analogen Eingangssignals | |
DE102011111808B4 (de) | Trennadapter für einen Fahrzeugkomponententest und Testverfahren für eine Fahrzeugkomponente | |
DE102007041848A1 (de) | Verfahren und Vorrichtung zur Ermittlung von fehlerhaften Komponenten von verkoppelten Wirkketten | |
EP1186902A2 (de) | Prüfmodul | |
EP3744033B1 (de) | System zum erzeugen eines datenstroms auf basis redundanter informationen | |
EP2090945B1 (de) | Eingabebaugruppe und Verfahren zur Fehlererkennung | |
EP3839683A1 (de) | System mit selbstprüffunktion und verfahren zum verifizieren der selbstprüffunktion eines systems | |
EP4048574A1 (de) | Auswertevorrichtung zur fehlertoleranten auswertung von sensorsignalen für ein motorsteuergerät einer kraftfahrzeuglenkung und kraftfahrzeuglenkung | |
EP0694451B1 (de) | Fahrzeugsicherungsanordnung | |
DE10018206B4 (de) | Verfahren und seine Verwendung zur Fehlersimulation in einer elektrischen Baugruppe | |
DE102006051907A1 (de) | Gemischtsignalschaltkreis für ein elektronisches, abgesichertes Steuer- bzw. Regelungssystem | |
EP2667267B1 (de) | Analogsignal-Ausgangsschaltung mit einer Anzahl von Analogsignal-Ausgabekanälen | |
DE202010009357U1 (de) | Anbindung eines Sicherheitsgeräts an eine Sicherheitssteuerung | |
DE10312557B4 (de) | Verfahren zur Überprüfung der funktionalen Sicherheit von elektronischen Systemen eines Fahrzeugs | |
EP4361651A1 (de) | Bedienvorrichtung mit funktionsüberwachung der schaltzustandsdetektion des wenigstens einen zugehörigen, bedienbaren schaltelements, zugehörige verwendung und verfahren | |
DE102011102417B4 (de) | Sicherheitssensor | |
DE2709819A1 (de) | Schaltungsanordnung zur ueberpruefung von vergleichern | |
WO2018077841A1 (de) | Modifizierte jtag interface | |
DE2905220A1 (de) | Pruefsystem zur pruefung von elektronik-anlagen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20100720 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
DAX | Request for extension of the european patent (deleted) | ||
17Q | First examination report despatched |
Effective date: 20130527 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G06F 11/22 20060101ALI20160804BHEP Ipc: G06F 11/20 20060101AFI20160804BHEP |
|
INTG | Intention to grant announced |
Effective date: 20160907 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20170118 |