EP2196887A1 - Dispositif destiné à commander une charge - Google Patents
Dispositif destiné à commander une charge Download PDFInfo
- Publication number
- EP2196887A1 EP2196887A1 EP08170710A EP08170710A EP2196887A1 EP 2196887 A1 EP2196887 A1 EP 2196887A1 EP 08170710 A EP08170710 A EP 08170710A EP 08170710 A EP08170710 A EP 08170710A EP 2196887 A1 EP2196887 A1 EP 2196887A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistor
- drive
- transistors
- control
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004913 activation Effects 0.000 description 6
- 230000009849 deactivation Effects 0.000 description 6
- 230000007704 transition Effects 0.000 description 5
- 230000001276 controlling effect Effects 0.000 description 4
- 238000005070 sampling Methods 0.000 description 4
- 125000004122 cyclic group Chemical group 0.000 description 3
- 230000001105 regulatory effect Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- 238000009827 uniform distribution Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/59—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices including plural semiconductor devices as final control devices for a single load
Definitions
- the invention relates to a device for driving a load with at least two parallel-connected driver transistors.
- the object of the invention is to provide a device for driving a load, in which the drive current is distributed symmetrically in a simple manner in a control manner to a plurality of parallel branches with semiconductor switches and measures for preventing destruction as a result of flowing in one of the branches , are hit to high currents.
- a key feature of the invention is the cyclic sequential connection of the driver transistors of the parallel circuit, so that the average power loss in all transistors is substantially equal.
- the activation and deactivation of the control of the transistors is controlled by their drive units of a higher-level control device, in such a way that the transistors are driven individually in a predetermined order in time.
- This measure is initially taken once when the parallel circuit has only two transistors. Even with three or more transistors, these can be switched on individually sequentially and cyclically. How the activation and deactivation of the transistors takes place is of minor importance for the invention. For example, it would also be conceivable to have an ON / OFF switch in series with each transistor is switched, in which case the controller acts on these switches to enable the supply of the load with current through the individual transistors sequentially and cyclically.
- connection of the next transistor to be driven and the deactivation of the currently driven transistor is advantageously carried out by a controlled change of the drive signals for these two transistors, which is done either directly by the control device or indirectly via the drive units of the transistors.
- Load drivers are generally part of a control circuit for controlling the load current to a predetermined setpoint, with this control loop can be superimposed on other control loops.
- the drive units of the transistors thus have regulators or else the drive units of the transistors are preceded by a common regulator. In the latter case, therefore, the controller output signal is supplied cyclically and sequentially to the individual transistors, wherein in the transition phases of two drive intervals for different transistors in turn leads to the temporary simultaneous control of two transistors.
- each drive unit of a transistor is provided with a regulator at the input of which the differential signal from the setpoint for the load current and the actual value of the load current is applied and at whose output the drive signal for the respective transistor for controlling the actual value of the load current is output to the setpoint.
- the controller of the drive unit of the currently driven transistor the difference signal supplied.
- the regulators of the drive units of the other transistors are, for example, inactive.
- one of the transistors or a group of transistors is switched from one transistor to the other transistor, its last activation signal is expediently stored before the deactivation of a transistor in order to activate this transistor during the next activation in turn to control with the stored drive signal.
- each regulator of the drive units is supplied with a constant first default value for zeroing the drive signal to zero in order to reduce the drive signal instead of the setpoint for the load current or the differential signal, and to increase the drive signal to supply the drive signal to a constant second preset value close to the actual value of the load current.
- the second default value is supplied, wherein the controller of the drive unit of the next transistor to be driven thereafter instead of the second default value, the difference signal can be supplied as soon as the drive signal for the currently drivable transistor has dropped by a predetermined value.
- the difference value is cyclic and sequential to the Controller of control units of transistors of parallel connection "overlaid".
- the above-described controlled reduction and increase of the drive signals in the transition phase between the final deactivation / deactivation of the one transistor and switching on / activating the next transistor can also be effected by influencing these drive signals behind the regulators, without different signals being applied at the input of the regulators.
- Fig. 1 1 shows an exemplary embodiment of a voltage regulator 10 with two driver transistors T1 and T2 connected in parallel, which are regulated in such a way that the average power losses in both transistors are substantially the same.
- the voltage regulator 10 is used in this embodiment, the regulation of a fan motor 12, the actual motor voltage is represented by a signal at the output of a measuring element 14.
- the difference signal from the actual value and setpoint value is fed to the input of a driver stage 16 which has the two transistors T1 and T2 connected in parallel.
- the uniform distribution of the power loss to the two transistors T1 and T2 is achieved by alternately conducting only one of the two transistors T1, T2 at a time. For the same duration of the respective phases (drive intervals), in which the respective transistor T1, T2 conducts, the average power loss is thus equally divided between the two transistors T1, T2.
- the driver stage 16 thus has the two (power) transistors T1, T2, which are each driven in this embodiment by a variable gain amplifier A1 or A2 as the drive unit 18,20.
- the outputs of the control amplifiers A1, A2 are each connected to a sampling comparator K1, K2, which determines whether the output voltage, that is, the output signal of the control amplifiers A1, A2 has dropped from the value at a sampling instant by an amount supplied as a reference value.
- each Abtastkomparator in addition to the actual comparator on a sample / hold member.
- MUX1 for controlling the Abtastkomparatoren, for evaluating the signals of the Abtastkomparatoren K1, K2 and for switching the multiplexer MUX1, MUX2 is a control device 22nd
- the method described below can be used, which controls the transistors such that at any time the motor voltage (and thus the motor current) is controlled exactly to the desired value.
- control deviation A1 is applied to the control amplifier A1 via the multiplexer MUX1.
- the control amplifier A2 receives via the multiplexer MUX2 a negative constant, so that the output voltage according to the integrating characteristic of the control amplifier drops until the output of the lowest value of the control range (for example, 0 V) is applied.
- Fig. 2 shows that in phase 1, the transistor T1 is turned on and the transistor T2 is turned off.
- phase 1 therefore, the motor voltage is regulated by the control amplifier A1 and the associated power transistor T1, while the transistor T2 (after a transition phase to be described below) no longer conducts electricity.
- the driver stage 16 remains in phase 1 for a predefinable period of time; towards the end of this period, the sampling comparator K1, controlled by the control device 22, samples the output signal of the control amplifier A1 and then the system switches to phase 2.
- the control amplifier A2 now receives a positive constant via the multiplexer MUX2, so that the output voltage at the control amplifier A2 increases as a result of the integrating characteristic of the control amplifier A2.
- the transistor T2 begins to conduct a current. This current adds to the current of the transistor T1 whose current is reduced, so that the total current (load current) through the motor 12 remains constant.
- the associated reduction in the drive voltage of the control amplifier A1 is detected by the Abtastkomparator K1 at the end of phase 2, whereupon the driver stage 16 switches to phase 3.
- phase 3 now receives the control amplifier A2 via the multiplexer MUX2 (by appropriate control by the controller 22) the control deviation.
- the control amplifier A1 now receives the negative constant, likewise controlled by the control device 22 via its multiplexer MUX1, so that the output voltage at the control amplifier A1 drops as a result of the integrating characteristic of the control amplifier until the output of the control amplifier finally reaches the lowest value of the control range (for example 0V ) pending.
- the motor voltage is thus regulated by the control amplifier A2 and the associated power transistor T2, while the transistor T1 no longer conducts electricity after the transition phase described above.
- the system remains in phase 3 for a period of time T until the sample comparator K2, under control of the controller 22, samples the output of the variable gain amplifier A2 and switches the driver stage 16 to phase 4.
- the control amplifier A1 now receives a positive constant via the multiplexer MUX1 (again controlled by the control device 22), so that the output voltage at the control amplifier increases as a result of the integrating behavior of the control amplifier.
- an increasing current flows in the transistor T1, which adds to the current through the transistor T2, whereby the current through the motor to be controlled 12 increases.
- this control amplifier A2 controls the transistor T2 to reduce its load current, so that the total current remains constant.
- the drive voltage for the transistor T2 thus decreases, which is detected by the Abtastkomparator K2 at the end of the phase 4, whereupon the driver stage 16 again switches to the phase 1 described above.
- the circuit described above is expandable to n voltage control loops, i. on more than two parallel-connected transistors with associated control amplifiers.
- the concept according to the invention can also be realized as a digital circuit.
- the actual voltage in this example, motor voltage
- the multiplexer and the comparators are digitally implemented and the transistors are controlled by digital-to-analog converters.
- the sampling comparators can also be replaced by a common comparator with input multiplexer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08170710.1A EP2196887B1 (fr) | 2008-12-04 | 2008-12-04 | Dispositif destiné à commander une charge |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08170710.1A EP2196887B1 (fr) | 2008-12-04 | 2008-12-04 | Dispositif destiné à commander une charge |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2196887A1 true EP2196887A1 (fr) | 2010-06-16 |
EP2196887B1 EP2196887B1 (fr) | 2016-04-20 |
Family
ID=41168439
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP08170710.1A Active EP2196887B1 (fr) | 2008-12-04 | 2008-12-04 | Dispositif destiné à commander une charge |
Country Status (1)
Country | Link |
---|---|
EP (1) | EP2196887B1 (fr) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2844035A1 (fr) | 2013-08-28 | 2015-03-04 | ELMOS Semiconductor AG | Dispositif d'alimentation d'au moins un consommateur en énergie électrique ou de mise à disposition de puissance électrique pour au moins un consommateur |
DE102014217073A1 (de) | 2013-08-28 | 2015-03-05 | Elmos Semiconductor Aktiengesellschaft | Vorrichtung zur Versorgung mindestens eines Verbrauchers in Form mindestens einer LED mit elektrischer Energie bzw. zur Bereitstellung elektrischer Leistung für mindestens einen Verbraucher |
DE102014217070A1 (de) | 2013-08-28 | 2015-03-05 | Elmos Semiconductor Aktiengesellschaft | Vorrichtung zur Versorgung mindestens eines Verbrauchers mit elektrischer Energie bzw. zur Bereitstellung elektrischer Leistung für mindestens einen Verbraucher |
DE102014012789A1 (de) * | 2014-08-27 | 2016-03-03 | Elmos Semiconductor Aktiengesellschaft | Vorrichtung zur Regelung des Betriebsstromes einer LED-Leuchteneinheit |
DE102014012790A1 (de) * | 2014-08-27 | 2016-03-03 | Elmos Semiconductor Aktiengesellschaft | Verfahren zur Regelung des Betriebsstromes einer Brückenschaltung |
DE102014012787A1 (de) * | 2014-08-27 | 2016-03-17 | Elmos Semiconductor Aktiengesellschaft | Verfahren zur Regelung des Betriebsstromes einer LED-Leuchteneinheit |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3675114A (en) | 1971-06-14 | 1972-07-04 | Forbro Design Corp | High current voltage/current regulator employing a plurality of parallel connected power transistors |
DE3538584A1 (de) | 1985-10-30 | 1987-05-07 | Ant Nachrichtentech | Anordnung bestehend aus mehreren parallel arbeitenden feldeffekttransistoren sowie anwendungen |
EP0354098A1 (fr) | 1988-08-01 | 1990-02-07 | Valeo Electronique | Circuit de commande de variation de puissance avec plusieurs transistors de puissance en parallèle |
JPH11122805A (ja) * | 1997-10-13 | 1999-04-30 | Nec Home Electron Ltd | 通電制御装置及びその自己診断方法 |
EP1422819A1 (fr) | 2002-11-15 | 2004-05-26 | BTM S.r.l. | Système pour commander une charge, notamment un moteur à courant continu |
-
2008
- 2008-12-04 EP EP08170710.1A patent/EP2196887B1/fr active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3675114A (en) | 1971-06-14 | 1972-07-04 | Forbro Design Corp | High current voltage/current regulator employing a plurality of parallel connected power transistors |
DE3538584A1 (de) | 1985-10-30 | 1987-05-07 | Ant Nachrichtentech | Anordnung bestehend aus mehreren parallel arbeitenden feldeffekttransistoren sowie anwendungen |
EP0354098A1 (fr) | 1988-08-01 | 1990-02-07 | Valeo Electronique | Circuit de commande de variation de puissance avec plusieurs transistors de puissance en parallèle |
JPH11122805A (ja) * | 1997-10-13 | 1999-04-30 | Nec Home Electron Ltd | 通電制御装置及びその自己診断方法 |
EP1422819A1 (fr) | 2002-11-15 | 2004-05-26 | BTM S.r.l. | Système pour commander une charge, notamment un moteur à courant continu |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2844035A1 (fr) | 2013-08-28 | 2015-03-04 | ELMOS Semiconductor AG | Dispositif d'alimentation d'au moins un consommateur en énergie électrique ou de mise à disposition de puissance électrique pour au moins un consommateur |
DE102014217073A1 (de) | 2013-08-28 | 2015-03-05 | Elmos Semiconductor Aktiengesellschaft | Vorrichtung zur Versorgung mindestens eines Verbrauchers in Form mindestens einer LED mit elektrischer Energie bzw. zur Bereitstellung elektrischer Leistung für mindestens einen Verbraucher |
DE102014217070A1 (de) | 2013-08-28 | 2015-03-05 | Elmos Semiconductor Aktiengesellschaft | Vorrichtung zur Versorgung mindestens eines Verbrauchers mit elektrischer Energie bzw. zur Bereitstellung elektrischer Leistung für mindestens einen Verbraucher |
US10136496B2 (en) | 2013-08-28 | 2018-11-20 | Elmos Semiconductor Ag | Apparatus for supplying electrical energy to a consumer |
DE102014012789A1 (de) * | 2014-08-27 | 2016-03-03 | Elmos Semiconductor Aktiengesellschaft | Vorrichtung zur Regelung des Betriebsstromes einer LED-Leuchteneinheit |
DE102014012790A1 (de) * | 2014-08-27 | 2016-03-03 | Elmos Semiconductor Aktiengesellschaft | Verfahren zur Regelung des Betriebsstromes einer Brückenschaltung |
DE102014012787A1 (de) * | 2014-08-27 | 2016-03-17 | Elmos Semiconductor Aktiengesellschaft | Verfahren zur Regelung des Betriebsstromes einer LED-Leuchteneinheit |
Also Published As
Publication number | Publication date |
---|---|
EP2196887B1 (fr) | 2016-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2196887B1 (fr) | Dispositif destiné à commander une charge | |
DE102005012625B4 (de) | Verfahren sowie Schaltungsanordnung zur Ansteuerung von Leuchtdioden | |
EP2171739B1 (fr) | Dispositif de commande pour un commutateur comprenant une bobine de collage et/ou de maintien et procédé de commande du courant qui circule à travers la bobine | |
EP3249803B1 (fr) | Commande de bobines de moteur linéaire à stator déployé d'un stator de moteur linéaire à stator déployé | |
DE102013213639B4 (de) | LED-Controller mit Stromwelligkeitssteuerung sowie Verfahren zum Steuern einer LED-Vorrichtung | |
EP2850725B1 (fr) | Procédé de régulation d'une source de courant, source de courant et régulateur de processus associés | |
DE102013212721A1 (de) | Schaltregler mit Negativ-Strombegrenzungsschutz | |
DE102014117578B4 (de) | Vorsteuerungsschaltung für schnelles Analogdimmen in LED-Treibern | |
EP2891161B1 (fr) | Procédé de régulation de l'intensité du courant électrique circulant dans une charge inductive, et circuit correspondant | |
DE102007046634B3 (de) | Spannungsversorgung für ein spannungs- oder stromauslösendes Schaltgerät sowie deren Verwendung in einem solchen Schaltgerät und Verfahren zur Spannungsversorgung für ein solches Schaltgerät | |
EP1880096B1 (fr) | Procede et dispositif de commande electrique d'une soupape au moyen d'un element de fermeture mecanique | |
DE102009046255A1 (de) | Ansteuerverfahren für einen Halbleiterschalter | |
DE102014201615A1 (de) | Multiphasen-Gleichspannungswandler und Verfahren zum Betreiben eines Multiphasen-Gleichspannungswandlers | |
DE102006057523B4 (de) | Regelverfahren für eine Volumenstromregelung | |
WO2018219537A1 (fr) | Amplificateur de classe d et procédé de fonctionnement | |
WO2021009147A1 (fr) | Dispositif et procédé de mesure d'un courant s'écoulant à travers une charge inductive commandée par mid | |
EP1031182B1 (fr) | Procede et circuit pour la production d'un signal de reglage a modulation d'impulsions en largeur pour un actionneur a courant continu | |
DE102012206326A1 (de) | Leistungsschalteranordnung | |
EP1708344B1 (fr) | Procédé et dispositif pour réguler une alimentation de puissance à découpage | |
EP3714539B1 (fr) | Convertisseur stable en court-circuit à commande de courant directe | |
EP2756590B1 (fr) | Onduleur multiniveau avec une pluralité des sous-modules onduleur ayant une séparation de protection électrique entre la commande centrale et ces sous-modules | |
EP2048778B1 (fr) | Procédé de production de signaux PWM | |
DE102007052233A1 (de) | Vorrichtung zur Energieversorgung von Antrieben | |
WO2001006626A1 (fr) | Dispositif de production d'un signal de reglage pour un convertisseur continu-continu | |
DE102012111922A1 (de) | Verfahren zur Messung wenigstens eines Phasenstromwerts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
17P | Request for examination filed |
Effective date: 20101211 |
|
17Q | First examination report despatched |
Effective date: 20110119 |
|
AKX | Designation fees paid |
Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
INTG | Intention to grant announced |
Effective date: 20151105 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: ELMOS SEMICONDUCTOR AKTIENGESELLSCHAFT |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: ELMOS SEMICONDUCTOR AKTIENGESELLSCHAFT |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 793103 Country of ref document: AT Kind code of ref document: T Effective date: 20160515 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: GERMAN |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 502008014114 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20160420 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160720 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160721 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160822 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 9 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 502008014114 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20170123 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161231 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20161204 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161204 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161231 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161231 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161204 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161204 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 10 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20161231 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MM01 Ref document number: 793103 Country of ref document: AT Kind code of ref document: T Effective date: 20161204 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20081204 Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161204 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160420 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 502008014114 Country of ref document: DE Representative=s name: DOMPATENT VON KREISLER SELTING WERNER - PARTNE, DE Ref country code: DE Ref legal event code: R081 Ref document number: 502008014114 Country of ref document: DE Owner name: ELMOS SEMICONDUCTOR SE, DE Free format text: FORMER OWNER: ELMOS SEMICONDUCTOR AKTIENGESELLSCHAFT, 44227 DORTMUND, DE |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230525 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20231220 Year of fee payment: 16 Ref country code: DE Payment date: 20231214 Year of fee payment: 16 |