EP2162913A1 - Verfahren zur herstellung eines sicherheitsgeschützten elektronischen systems, entsprechende sicherheitsschutzeinrichtung integrierter schaltungen und entsprechendes elektronisches system - Google Patents
Verfahren zur herstellung eines sicherheitsgeschützten elektronischen systems, entsprechende sicherheitsschutzeinrichtung integrierter schaltungen und entsprechendes elektronisches systemInfo
- Publication number
- EP2162913A1 EP2162913A1 EP08761341A EP08761341A EP2162913A1 EP 2162913 A1 EP2162913 A1 EP 2162913A1 EP 08761341 A EP08761341 A EP 08761341A EP 08761341 A EP08761341 A EP 08761341A EP 2162913 A1 EP2162913 A1 EP 2162913A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- electrical
- integrated circuit
- network
- circuit
- security
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/57—Protection from inspection, reverse engineering or tampering
- H01L23/576—Protection from inspection, reverse engineering or tampering using active circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/86—Secure or tamper-resistant housings
- G06F21/87—Secure or tamper-resistant housings by means of encapsulation, e.g. for integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/2143—Clearing memory, e.g. to prevent the data from being stolen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02379—Fan-out arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
Definitions
- the invention relates to a method of manufacturing a secure electronic system using a securing device reported on at least a first integrated circuit.
- the invention also relates to a security device capable of securing at least a first integrated circuit and a secure electronic system thus manufactured.
- the security device forming a second integrated circuit and comprising at least one network of electrical connections, is used to be assembled with the first integrated circuit, to form the system. Then, a reference electric image specific to the network of electrical connections of the formed system is captured. The formed system is then configured to compare an electrical image to be captured during operation of the first integrated circuit to the captured reference electrical image.
- the manufacturing method of the invention therefore constitutes a new approach compared to the known manufacturing technique.
- the invention is a secure electronic system.
- the system comprises the integrated circuit to be secured and a securing device reported on such an integrated circuit.
- the security device constituting a second integrated circuit and comprising at least one network of electrical connections
- the system comprises means for capturing electrical images specific to the existing network of electrical connections, means for comparing a electrical image captured during the operation of the integrated circuit to be secured to an electrical reference image captured before operation.
- the microcontroller 10 is configured to perform, through the network of electrical connections, a means of electromagnetic radiation to the outside, without radiating to the circuit to be secured.
- the microcontroller of the circuit to be secured initializes the two circuits of the system, for example by validating the different access points to each of the two circuits.
- the memory of the security circuit storing configuration data of a communication to be established between the circuits, the security circuit performs the setting of the communication between the security circuit and the circuit to be secured.
- the communication is carried out through the connection pads of the security circuit coupled to corresponding connection pads of the circuit to be secured.
- the two coupled circuits can communicate, and in particular exchange data relating to a comparison result to the electrical reference image of an electrical image captured after the actual operation of the circuit to be secured.
- FIG. 4 shows a secure electronic system being formed, just before assembling a securing device 1 on a circuit to be secured.
- the data exchange may comprise data relating to an alert signal from the security circuit 44 to the circuit to be secured 512, and a possible signal from the circuit to be secured 512 to the security circuit 44 in response to the alert signal.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Theoretical Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Security & Cryptography (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Storage Device Security (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08761341A EP2162913A1 (de) | 2007-06-29 | 2008-06-24 | Verfahren zur herstellung eines sicherheitsgeschützten elektronischen systems, entsprechende sicherheitsschutzeinrichtung integrierter schaltungen und entsprechendes elektronisches system |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07301186A EP2009693A1 (de) | 2007-06-29 | 2007-06-29 | Herstellungsverfahren eines gesischerten elektronischen System, entsprechende Vorrichtung zur Schützen von einer integrierten Schaltung und entsprechendes elektronisches System |
PCT/EP2008/058034 WO2009003879A1 (fr) | 2007-06-29 | 2008-06-24 | Procédé de fabrication d'un système électronique sécurisé, dispositif de sécurisation de circuit intégré et système électronique correspondants |
EP08761341A EP2162913A1 (de) | 2007-06-29 | 2008-06-24 | Verfahren zur herstellung eines sicherheitsgeschützten elektronischen systems, entsprechende sicherheitsschutzeinrichtung integrierter schaltungen und entsprechendes elektronisches system |
Publications (1)
Publication Number | Publication Date |
---|---|
EP2162913A1 true EP2162913A1 (de) | 2010-03-17 |
Family
ID=38973063
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP07301186A Withdrawn EP2009693A1 (de) | 2007-06-29 | 2007-06-29 | Herstellungsverfahren eines gesischerten elektronischen System, entsprechende Vorrichtung zur Schützen von einer integrierten Schaltung und entsprechendes elektronisches System |
EP08761341A Withdrawn EP2162913A1 (de) | 2007-06-29 | 2008-06-24 | Verfahren zur herstellung eines sicherheitsgeschützten elektronischen systems, entsprechende sicherheitsschutzeinrichtung integrierter schaltungen und entsprechendes elektronisches system |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP07301186A Withdrawn EP2009693A1 (de) | 2007-06-29 | 2007-06-29 | Herstellungsverfahren eines gesischerten elektronischen System, entsprechende Vorrichtung zur Schützen von einer integrierten Schaltung und entsprechendes elektronisches System |
Country Status (3)
Country | Link |
---|---|
EP (2) | EP2009693A1 (de) |
KR (1) | KR101105911B1 (de) |
WO (1) | WO2009003879A1 (de) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000067319A1 (de) * | 1999-05-03 | 2000-11-09 | Infineon Technologies Ag | Verfahren und vorrichtung zur sicherung eines mehrdimensional aufgebauten chipstapels |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6130059A (ja) | 1984-07-20 | 1986-02-12 | Nec Corp | 半導体装置の製造方法 |
FR2727227B1 (fr) * | 1994-11-17 | 1996-12-20 | Schlumberger Ind Sa | Dispositif de securite actif a memoire electronique |
TW471144B (en) * | 1995-03-28 | 2002-01-01 | Intel Corp | Method to prevent intrusions into electronic circuitry |
US5824571A (en) * | 1995-12-20 | 1998-10-20 | Intel Corporation | Multi-layered contacting for securing integrated circuits |
DE10133855A1 (de) * | 2001-07-12 | 2003-01-30 | Giesecke & Devrient Gmbh | Tragbare Datenträgeranordnung mit Sicherheitseinrichtung |
US6853093B2 (en) * | 2002-12-20 | 2005-02-08 | Lipman Electronic Engineering Ltd. | Anti-tampering enclosure for electronic circuitry |
-
2007
- 2007-06-29 EP EP07301186A patent/EP2009693A1/de not_active Withdrawn
-
2008
- 2008-06-24 KR KR1020107002029A patent/KR101105911B1/ko not_active IP Right Cessation
- 2008-06-24 WO PCT/EP2008/058034 patent/WO2009003879A1/fr active Application Filing
- 2008-06-24 EP EP08761341A patent/EP2162913A1/de not_active Withdrawn
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000067319A1 (de) * | 1999-05-03 | 2000-11-09 | Infineon Technologies Ag | Verfahren und vorrichtung zur sicherung eines mehrdimensional aufgebauten chipstapels |
Also Published As
Publication number | Publication date |
---|---|
KR20100025587A (ko) | 2010-03-09 |
KR101105911B1 (ko) | 2012-01-17 |
WO2009003879A1 (fr) | 2009-01-08 |
EP2009693A1 (de) | 2008-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0800209B1 (de) | Schutzanordnung für ein Halbleiterplättchen | |
EP0481881A1 (de) | Integrierte Schaltung für verbesserten Zugang | |
EP0626760B1 (de) | Als Zellenmatrix-Netzwerk organisiertes elektronisches System | |
WO2012089983A1 (fr) | Procédé et dispositif de contrôle d'accès à un système informatique | |
EP3371735B1 (de) | Körper eines speicherkartenlesers mit einem schutznetz auf beiden seiten | |
FR2998689A1 (fr) | Ensemble electronique comprenant un module de desactivation | |
FR2730328A1 (fr) | Connecteur pour appareil lecteur de carte a microcircuit et appareil lecteur de carte a microcircuit le comprenant | |
FR2979442A1 (fr) | Microprocesseur protege contre le vidage de memoire | |
EP1493126A2 (de) | Gesicherte elektronische vorrichtung | |
EP2162913A1 (de) | Verfahren zur herstellung eines sicherheitsgeschützten elektronischen systems, entsprechende sicherheitsschutzeinrichtung integrierter schaltungen und entsprechendes elektronisches system | |
FR2889005A1 (fr) | Integrite materielle permanente des donnees | |
EP2680184A1 (de) | Integrierter Schaltkreis, der gegen aktive Angriffe von Piraten geschützt ist | |
EP1567978B1 (de) | Elektronische gesicherte einrichtung mit verwaltung der lebensdauer eines objekts | |
FR2824648A1 (fr) | Procede de protection d'un circuit logique contre des attaques exterieures, et unite logique contenant un circuit logique a proteger contre des attaques exterieures | |
EP3353767B1 (de) | System zur erkennung von intrusionen durch rekonfiguration | |
EP1560032A1 (de) | Verfahren zur Absicherung des Testmodus einer integrierten Schaltung mittels Eindringungserkernnung | |
WO2012052080A1 (fr) | Procede de controle d'un circuit integre | |
EP1877811B1 (de) | Integrierte schaltung mit einem sicheren prüfmodus, der integrierte-schaltungs-konfigurierbare zellenkettenstatusdetektion verwendet | |
EP1030314B1 (de) | Einrichtung und Verfahren zur Prüfung eines nichtflüchtigen wiederprogrammierbaren Speichers | |
FR2892544A1 (fr) | Detection de tentative d'effraction sur une puce a travers sa structure support | |
EP3107358A1 (de) | Komponente zum schutz von sensiblen signalen, vorrichtung und entsprechendes verfahren | |
FR2880972A1 (fr) | Dispositif anti-piratage de securisation et/ou de protection d'appareils formes d'une pluralite de composants electroniques | |
EP1129430B2 (de) | Verfahren und gerät zur überprüfung des betriebszyklus eines tragbaren gegenstandes, insbesondere einer chipkarte | |
EP3828737A1 (de) | Data exchange architekture mit einer pluralität von verbundenen objekten mit begrenzten ressourcen | |
FR2957443A1 (fr) | Carte a microcircuit(s) avec contremesure pour attaques en faute par rayonnement lumineux |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20100129 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20170217 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20180220 |