EP1264338A1 - Verfahren zur justierung eines elektrischen parameters auf einer integrierten elektronischen komponente - Google Patents

Verfahren zur justierung eines elektrischen parameters auf einer integrierten elektronischen komponente

Info

Publication number
EP1264338A1
EP1264338A1 EP01913999A EP01913999A EP1264338A1 EP 1264338 A1 EP1264338 A1 EP 1264338A1 EP 01913999 A EP01913999 A EP 01913999A EP 01913999 A EP01913999 A EP 01913999A EP 1264338 A1 EP1264338 A1 EP 1264338A1
Authority
EP
European Patent Office
Prior art keywords
electrical parameter
manufacturing
value
adjusted
parameter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP01913999A
Other languages
English (en)
French (fr)
Inventor
Francis Dell'ova
Pierre Rizzo
Frank Lhermet
Dominique Poirot
Stéphane RAYON
Bertrand Gomez
Nicole Lessoile
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Gemplus SA
Original Assignee
STMicroelectronics SA
Gemplus Card International SA
Gemplus SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA, Gemplus Card International SA, Gemplus SA filed Critical STMicroelectronics SA
Publication of EP1264338A1 publication Critical patent/EP1264338A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/14Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to a method for manufacturing an integrated electronic component comprising a step making it possible to adjust the value of an electrical parameter of said component to a desired value, or at least to reduce the dispersion of this value relative to the desired value.
  • This method can thus be implemented to reduce the dispersion of the value of a capacitance, a resistance or any other electrical parameter of the integrated component.
  • the method according to the invention can be applied a. all types of electronic components.
  • the applications are particularly advantageous in the field of contactless smart cards and electronic labels or badges.
  • These devices to. contactless communication generally comprise a microcircuit connected to a resonant circuit of type L, C.
  • This circuit consists, in practice, of an external antenna L connected in parallel on the capacitance C of the microcircuit.
  • this type of component operates on the principle of self-supply in which the energy, coming from the radiofrequency carrier, is stored in a capacity C.
  • contactless devices operate on the basis of communication by Radio Fre ⁇ uence (RF) with a read and / or write interrogator organ commonly called a reader.
  • RF Radio Fre ⁇ uence
  • the reader emits a signal having a carrier frequency of 13.56 MHz.
  • This transmitted signal allows on the one hand to power the contactless device which thus obtains the energy necessary for its operation by induction.
  • this RF signal makes it possible to establish communication with the contactless device according to an established protocol.
  • the quality and reliability of this communication are directly linked, among other things, to the distance between the reader and the contactless device.
  • the distance, or range, of RF communication between the reader and the contactless device depends on several parameters. Indeed, the quality of the communication is dependent on the frequency of agreement between the resonant circuit of the contactless device and the frequency of transmission of the signal from the reader. Thus, the better the agreement between the resonant frequency of the oscillating circuit and the RF transmission frequency, the greater the range of the communication. In the context of certain applications, for which a range of 50 cm to 1 m is required, for example, the tuning of the resonant circuit at the signal carrier frequency must be very precise.
  • the tuning of the resonant circuit necessarily involves adjusting the electrical parameters of the components forming this circuit, namely the antenna of the device and the capacity of the microcircuit.
  • the technique of electrical adjustment by implementing adjustment capacities or resistances and by blowing a fuse or connection by transfer doors involves an additional cost in terms of surface area occupied on the component or circuit produced and manufacturing cost.
  • the series resistance of the capacitor is increased, which is detrimental to the quality factor of the resonant circuit and results in a loss in range.
  • Another solution has been proposed and consists in implementing a plurality of small adjustment capacities and in controlling the connection or disconnection of these adjustment capacities to the main capacity by a program stored in a non-volatile memory (EEPROM for example). of the radio frequency device each time it passes in front of the reader.
  • EEPROM non-volatile memory
  • the object of the present invention is to solve the drawbacks of the prior art, and to propose a low cost method for adjusting the electrical parameter on an integrated electronic component, such as a microcircuit, a detector or a transistor for example.
  • the present invention relates to a manufacturing process which allows, at lower cost, to adjust an electrical parameter with an accuracy better than 3%.
  • the present invention more particularly relates to a method of manufacturing an integrated electronic component disposed on a substrate wafer comprising at least two metallization steps, mainly characterized in that the value of an electrical parameter of the component is determined after a metallization step, and in that one of the following metallizations is carried out with an adjustment mask addressed from among n predefined masks to obtain a desired value of said parameter, the choice of the adjustment mask being made according to the determined value of the parameter electric.
  • the method comprising a step of electrical tests, the value of the electrical parameter to be adjusted is measured with equipment identical to that used for these tests.
  • the method comprising an optical measurement step carried out prior to the metallization steps, the value of the electrical parameter to be adjusted is extrapolated from this optical measurement.
  • the electrical parameter to be adjusted is the intrinsic capacity of the component.
  • the electrical parameter to be adjusted is the intrinsic resistance of the component. According to another application, the electrical parameter to be adjusted is the intrinsic resistance of the component.
  • the same adjustment mask is used for all of the components placed on plates coming from the same production batch.
  • the number of adjustment masks is between 2 and 7, so as to obtain a dispersion of the value of the electrical parameter to be adjusted less than or equal to 3 "â.
  • the electronic component is a microcircuit for radio frequency communication device.
  • the method according to the invention makes it possible to adjust the value of an electrical parameter with an accuracy of the order of 2.5 °, without significant additional cost for manufacturing the component.
  • the need to generate n masks instead of just one according to the invention is not a drawback, with regard to the result obtained and the volume of components made.
  • the management of the choice of the appropriate mask does not present any major difficulty since numerous computer routines for addressing n products exist and are well mastered in the prior art.
  • the mask chosen from among the n adjustment masks can be used for all of the platelets from the same production batch, because statistically the dispersion within the same batch (approximately 50 platelets) is low, of the order of 1%.
  • the method according to the invention is easily integrated into the conventional online method of manufacturing a batch of electronic components arranged on a wafer of semiconductor substrate.
  • the object of the invention is to allow the adjustment of at least one electrical parameter of the component.
  • a first step consists in determining the value of this parameter to be adjusted, before the last metallization of the wafer.
  • the value of the parameter to be adjusted can advantageously be measured after the first metallization, Metal 1.
  • measurement M can be carried out at the same time as any other series of electrical tests T. These T tests are normally provided for in the course of conventional procedures for manufacturing integrated component wafers.
  • these tests are generally carried out after the second metal 2 metallization stage.
  • the tests are generally carried out during the Metal stage 1 and no modification must be made for the implementation of the invention .
  • the measurement M like the conventional electrical tests T, is generally carried out at five points on the wafer, and not on each electronic component. It has indeed been established, statistically, that the dispersion of an electrical parameter on the components of the same wafer is low, of the order of approximately 1 °. In addition, the dispersion of this parameter on all the platelets of the same batch is also low. We can therefore keep this value M for all the wafers of the same batch.
  • the value of the parameter to be adjusted can be extrapolated from a measurement M 'prior to the metallization steps.
  • the method according to the invention then comprises a step of adjusting the precise desired electrical parameter on all the components placed on wafers of the same batch.
  • the adjustment step is advantageously carried out during the last step of metallization of the wafer, Metal N.
  • a Metal mask N among n predefined masks is selected to carry out the last metallization and thus adjust the parameter so as to obtain an accuracy better than 3 °.
  • Addressing a mask among n is possible by means of a simple computer routine which is perfectly mastered in the state of the art. In order not to modify the management program of the existing online manufacturing process, the computer routine has the function of codifying n distinct products from a single one, then to recode a single product (the selected mask) for this last metallization step.
  • the number n of adjustment masks is between 2 and 7.
  • the on-line manufacturing process then continues by chaining the conventional steps up to the passivation of the wafer.
  • a refocusing of the parameter to be adjusted can be carried out according to the values most often determined, by measurement or by extrapolation. This refocusing can advantageously make it possible to reduce the number of adjustment masks in order to optimize the process.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
EP01913999A 2000-03-14 2001-03-13 Verfahren zur justierung eines elektrischen parameters auf einer integrierten elektronischen komponente Withdrawn EP1264338A1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR0003260 2000-03-14
FR0003260A FR2806529B1 (fr) 2000-03-14 2000-03-14 Procede d'ajustage d'un parametre electrique sur un composant electronique integre
PCT/FR2001/000750 WO2001069671A1 (fr) 2000-03-14 2001-03-13 Procede d'ajustage d'un parametre electrique sur un composant electronique integre

Publications (1)

Publication Number Publication Date
EP1264338A1 true EP1264338A1 (de) 2002-12-11

Family

ID=8848071

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01913999A Withdrawn EP1264338A1 (de) 2000-03-14 2001-03-13 Verfahren zur justierung eines elektrischen parameters auf einer integrierten elektronischen komponente

Country Status (5)

Country Link
US (1) US7704757B2 (de)
EP (1) EP1264338A1 (de)
AU (1) AU3939101A (de)
FR (1) FR2806529B1 (de)
WO (1) WO2001069671A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040258841A1 (en) * 2003-06-19 2004-12-23 Casey John F. Methods for depositing a thickfilm dielectric on a substrate
US7022251B2 (en) * 2003-06-19 2006-04-04 Agilent Technologies, Inc. Methods for forming a conductor on a dielectric
US6953698B2 (en) * 2003-06-19 2005-10-11 Agilent Technologies, Inc. Methods for making microwave circuits
JP2017116297A (ja) * 2015-12-21 2017-06-29 株式会社ミツトヨ 画像測定方法及び画像測定機

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4769883A (en) * 1983-03-07 1988-09-13 Westinghouse Electric Corp. Method for tuning a microwave integrated circuit
US5079600A (en) * 1987-03-06 1992-01-07 Schnur Joel M High resolution patterning on solid substrates
EP0496491A1 (de) * 1991-01-22 1992-07-29 National Semiconductor Corporation Kontaktstiftloser Chip-Widerstand-Kondensator-Träger und Herstellungsverfahren
FR2710192B1 (fr) * 1991-07-29 1996-01-26 Gen Electric Composant micro-onde ayant des caractéristiques fonctionnelles ajustées et procédé d'ajustement.
US5442297A (en) * 1994-06-30 1995-08-15 International Business Machines Corporation Contactless sheet resistance measurement method and apparatus
US5528153A (en) * 1994-11-07 1996-06-18 Texas Instruments Incorporated Method for non-destructive, non-contact measurement of dielectric constant of thin films

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO0169671A1 *

Also Published As

Publication number Publication date
WO2001069671A1 (fr) 2001-09-20
FR2806529A1 (fr) 2001-09-21
AU3939101A (en) 2001-09-24
US20040023482A1 (en) 2004-02-05
FR2806529B1 (fr) 2005-03-04
US7704757B2 (en) 2010-04-27

Similar Documents

Publication Publication Date Title
EP2232412B1 (de) Manipulationssicheres halbleiterbauelement und verfahren zu seiner herstellung
US8659124B2 (en) Physical structure for use in a physical unclonable function
US6440760B1 (en) Method of measuring etched state of semiconductor wafer using optical impedence measurement
EP2158604B1 (de) Zusammenbau von hochfrequenzchips
EP0597745A1 (de) Sicherungsschaltung für integrierte Schaltung
EP3418936A1 (de) Verfahren zur sicherung eines integrierten schaltkreises bei seiner herstellung mit zufälliger leiterbahnen
WO2001069671A1 (fr) Procede d'ajustage d'un parametre electrique sur un composant electronique integre
US6951764B2 (en) Ferroelectric memory device with a conductive polymer layer and a method of formation
EP1788514A1 (de) Elektronisches Mikromodul und Herstellungsverfahren
FR3048103A1 (fr) Procede de detection d'un amincissement du substrat semi-conducteur d'un circuit integre depuis sa face arriere et circuit integre correspondant
FR3087937A1 (fr) Personnalisation d'un circuit integre lors de sa realisation
FR2822565A1 (fr) Composant electronique securise
FR2818439A1 (fr) Procede de fabrication d'un ilot de matiere confine entre des electrodes, et applications aux transistors
EP0901637A1 (de) Testverfahren für elektronische bauteile
EP1209808B1 (de) Zufallssignalgenerator
FR2644268A1 (fr) Jeton electronique circulaire et procede et appareil de lecture
FR2624651A1 (fr) Procede de mise en place d'un composant electronique et de ses connexions electriques sur un support et produit ainsi obtenu
EP1567978B1 (de) Elektronische gesicherte einrichtung mit verwaltung der lebensdauer eines objekts
EP1242970B1 (de) Methode zur herstellung eines abgestimmten oszillierenden kreislaufs für radioelektronische markierungen
CN101645434A (zh) 一种电熔丝器件及其制造方法
FR3068555A1 (fr) Procede de verification mis en oeuvre par un dispositif electronique au cours d'au moins une transaction avec changement de limites
EP0655783A1 (de) Schmelzsicherung für integrierte Schaltung
FR2843482A1 (fr) Procede de programmation d'un anti-fusible, et circuit de programmation associe
KR20000069454A (ko) 반도체 소자 제조 방법
EP0297963B1 (de) Verfahren zum Verbinden eines Leiters mit einem dotierten Gebiet eines integrierten Schaltungssubstrates mittels eines Lasers und gemäss diesem Verfahren hergestellte integrierte Schaltung

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20020927

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17Q First examination report despatched

Effective date: 20091021

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20091001