EP1256961A1 - Architecture de mémoire non volatile et circuit intégré comportant une mémoire correspondante - Google Patents
Architecture de mémoire non volatile et circuit intégré comportant une mémoire correspondante Download PDFInfo
- Publication number
- EP1256961A1 EP1256961A1 EP02291142A EP02291142A EP1256961A1 EP 1256961 A1 EP1256961 A1 EP 1256961A1 EP 02291142 A EP02291142 A EP 02291142A EP 02291142 A EP02291142 A EP 02291142A EP 1256961 A1 EP1256961 A1 EP 1256961A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- memory
- circuit
- row
- voltage
- architecture according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0416—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
Definitions
- the present invention relates to an architecture of non-volatile memory and an integrated circuit corresponding.
- non-volatile memory an element capable of memorizing a electrical state, and including a control grid and two channel electrodes.
- a typical example of non-volatile memory cell includes a MOS transistor with floating gate.
- non-volatile memory cells such as ferro-magnetic memory cells.
- MOS transistor memory cells at floating gate.
- the two electrodes are then typically the drain and the source of the transistor. The role of these electrodes can be reversed.
- each word groups together several memory cells on the same row, and comprises a selection transistor connected to the row and to the corresponding column.
- the control grids of the cells of a word are connected in common.
- their drains (or their sources) are connected to respective bit lines.
- Each bit line connects all drains (or all sources) of cells of the same rank in a column. It is on these control grids and these drains that the high voltage levels necessary for programming the cubicles must be applied.
- the selection of a word in a matrix bank is also done by the control grid common to the control grids of word memory cells, and by their drains (or their sources) which form the bit lines.
- preload is to be taken in the sense general, signifying a charge or discharge of these lines, depending on the memory technology envisaged.
- bit lines participate in the selection of memory cells. Onne can therefore apply this preload phase only bit lines corresponding to the selected word. he it follows that if we want to read successively several words in memory (multi-reading), you must restart the preload phase for each reading. This is very penalizing in terms of reading speed.
- An object of the invention is a new memory architecture which does not have the disadvantages supra.
- an object of the invention is a memory architecture in which the number of high voltage switching circuits is decreased.
- Another object of the invention is to improve the memory read access time, i.e. the time after which the data reflecting the state stored in one or more memory cells is available as output.
- the idea behind the invention is a word-based architecture in which the function of word selection is dissociated from the function of high voltage switching on cells memory, and more generally, of the function of applying voltage levels to cells memory, corresponding to the operation to be performed: reading or programming.
- the selection of the word is not provided by the cubicle control grid or by the bit lines that connect the drain of these cells.
- the application of a high voltage on the drain and the control grid of a memory cell is not sufficient to select this cell in programming. More generally the application of polarization levels reading or programming on the grids and memory cell drains, is not enough to select these cells for reading or programming.
- the idea behind the invention is to use the channel electrode which is not connected to the lines debit. In general, this is the source. But the source / drain functions can be reversed in some memory architectures.
- a transistor of word selection by cell source is controlled by low voltage address selection signals provided by memory address decoders (row decoder and column decoder).
- memory address decoders row decoder and column decoder.
- Vcc logic supply voltage
- bit lines and control grids no longer participate in word selection it becomes possible to group bit lines together and control grids between them, to make them control in high voltage by the same circuit switching.
- Each switching circuit can thus order several bit lines or grids of pooled controls. We thus reduce negligible the number of high switching circuits voltage.
- bit lines of same row of two separate word columns and / or control grids in two separate rows will not affect memory cells associated, their source being at a floating potential (selection transistor not selected, not conducting).
- the invention therefore relates to an architecture of a non-volatile memory organized in words according to a matrix of rows and columns, the selection of a word from the matrix being ensured by signals for selecting a row and a column.
- the invention also relates to an integrated circuit including non-volatile memory with such architecture.
- FIG. 2 represents an exemplary embodiment of a non-volatile memory architecture organized by words according to the invention, according to a matrix of n rows Row 0 to Row n-1 and p columns Col 0 to Col p-1 (n, p whole).
- the memory effect MOS transistor of each cell is a floating gate transistor, with a control gate and two channel, drain and source electrodes.
- Each memory word is connected to a row and to a word column by an associated selection transistor.
- Each memory word thus comprises k memory cells and an associated word selection transistor.
- the word M 0.0 is connected to the row Row 0 , and to the word column Col 0 , by the associated selection transistor TS 0.0 .
- each selection transistor thus has its control gate controlled by a corresponding column selection signal and its drain controlled by a corresponding row selection signal.
- the selection transistor TS 0.0 of the memory word M 0.0 receives respectively on its gate and on its source, the column selection signal Selcol 0 and the row selection signal Selrow 0 .
- each row of the matrix is formed by the common source line selection transistors in this row and each column is formed by the common grid line of word selection transistors of this column.
- the structure of a memory word according to the invention consists of a source common to the cells of each word, with a selection of the word by this common source.
- Each memory cell has its drain connected to a bit line of the memory plane. Its control grid is common with those of the cells of the entire row, forming a control grid line.
- the source of each memory cell is connected to the associated word selection transistor. In the example, they are connected to the drain of the associated selection transistor.
- the memory cells C0, C1, ... C7 of the memory word M 0.0 each have their drain connected to a respective bit line, B10, B11, ... B17, while their sources are connected in common and controlled by the associated selection transistor TS 0,0 , and their gates are connected to (formed by) the control gate line CG0.
- control grid lines CG 0 , ... CG n-1 of the matrix are controlled by a polarization control circuit 1.
- This circuit receives as inputs the logic row selection signals selRow 0 , .., selRow n-1 supplied by the row decoder DECX. It applies to each control grid line a bias voltage corresponding to the operation to be carried out: either the high voltage Vpp or a quiescent voltage, Vrepos.
- control grid lines are no longer on the way to selecting memory cells, they can be grouped, for example two by two. Each group of control grid lines is then controlled by a single high switching circuit bias circuit 1 voltage. If we group the lines two by two, we divide by half the number of high voltage switching circuits required.
- the group of control grid lines to which the control grid line CGi associated with the selected row Row i receives the high programming voltage. And the control grid lines of all the other groups receive the quiescent voltage.
- This resting voltage is applied to the lines of all groups if the operation for which a row has been selected is a read operation, or if there is no operation in progress.
- the level of the resting voltage is typically equal to or less than the voltage level Vcc logic supply. We will see later that is advantageous to take as voltage level of rest the bias voltage level in reading.
- the matrix includes p columns (or database) and n rows.
- the matrix includes therefore p groups of bit lines.
- bit lines B10-B17 are connected on the one hand, to a programming circuit 2 who receives the data to be programmed DATA-IN and other part to a read circuit 3 which provides the output data read DATA-OUT.
- Programming circuit 2 includes circuits high voltage switching to apply the high voltage Vpp or ground Gnd on at least one group of bit lines, depending on the DATA-IN data to program applied as input.
- each of the circuits of switching with at least two groups of lines of bit.
- This aspect of the invention will be explained in more detail. in relation to Figure 3.
- the reading circuit 3 typically includes bit line and circuit preload circuits detection including differential amplifiers, by which the state of the cells of the selected word in reading is transmitted at the DATA-OUT data output.
- bit lines are applicable in a similar way as with circuit 2 of programming.
- circuit 1 of polarization of the gate control grid lines all these lines at a resting voltage, regardless of the row selection made.
- the level of this resting voltage is equal to the reading voltage level to be applied to memory cells in read mode. So if a read operation is received, the grids of controls are already biased at the correct voltage. We thus saves the preload time of these grids capacitive. This is made possible because the selection of memory cells is no longer done by their grids.
- an isolation stage EI has also been shown at the input of the reading circuit 3. It is in fact preferable to prevent the high voltage applied to the bit lines by the programming circuit 2 from affecting the reading circuit 3 during the programming operations.
- an associated isolation stage EIa, EIb comprises in practice an isolation transistor TI by bit lines pooled. These transistors are controlled by the same high voltage programming signal noted / W-HV. All the isolation transistors are controlled by the same control signal, which therefore requires a single additional high-voltage switching circuit to supply this control signal, from the programming control signal W.
- the grouped control gate lines are controlled by the same high voltage switching circuit of the bias circuit 1.
- the high voltage switching circuit associated with each group of control gate lines is controlled by a logic circuit which receives as inputs each row selection signals corresponding to the lines of the group concerned.
- the high voltage switching circuit E0 controls the group of control gate lines CG0 and CG1.
- the switching command for this circuit E0 is provided by a logic circuit, an OR gate in the example, which receives as inputs the selection signals of the rows SelRow 0 and SeiRow 1 .
- the upper limit of the number of control grid lines that can be grouped together according to the invention is a function of the memory size and of the resulting equivalent capacity. You have to do effect a compromise between surface gain, time load of this capacity and induced stress, for bring the combined control grid lines, from resting voltage level at the high level voltage Vpp.
- bit lines we can do two remarks. The first is that you can book grouping bit lines only at circuit 2 programming. It is then necessary to provide a transistor short circuit between the bit lines to be set common, to activate this configuration only in mode programming (not shown). These transistors would be ordered in addition to to the TI isolation transistors provided at the input of the reading circuit. This variant therefore does not generate additional switching circuit.
- the current generator preload should be sized appropriately: if we have two bit lines to preload in common by the same circuit, so as not to slow down the preload, it this preload circuit will supply twice the usual preload current.
- the choice of the number of grouped bit lines is here also determined in practice according to possible compromise between preload time and amount of injectable current (dimensions of transistors).
- bit line B10 of the column Col0 and that of column Col1 are highlighted common according to the principle of the invention.
- column Col 0 there is thus a first cell Cell1, in row Row 1, and a second cell Cell2 in row Row 2 .
- column Col 1 there is thus a first cell Cell3, in row Row 1 , and a second cell Cell4 in row Row 2 .
- the cell Cell1 is notably selected for reading by the selection signals SelCol0 and SelRow1 applied to the associated selection transistor TS 1.0 .
- Bit lines B10 of columns Col 0 and Col 1 are precharged by the same precharge circuit 30 of the read circuit, at an identical precharge voltage Vpch, by injection of a current Ipch and by the action of the loop.
- CIV feedback of the precharge circuit connected between the two shared bit lines BL0 and the input IN of the amplifier of the associated detection circuit 31.
- control gates CG1 and CG2 of rows Row 1 and Row 2 are already biased at the rest voltage, which is preferably taken to be the bias voltage in reading, by the bias control circuit 1.
- Vcc the two levels low-voltage logic
- the high logic level could have a level below Vcc, for example being equal to 2/3 of Vcc, depending on the memory technology envisaged.
- the skilled person will know apply the following to different technologies.
- the switching circuit 1 applies the high voltage to the grid lines CG0 and CG1 which are grouped together.
- the other grids like the CG2 and CG3 grids, are at Vcc by default.
- Bit lines B10 to B17 of columns Col 0 and Col 1 programming high voltage or ground are applied to bit lines B10 to B17 of columns Col 0 and Col 1 , the bit lines of these columns being grouped two by two.
- the level applied to each depends on the DATA-IN data to be programmed.
- the bit lines BL0 of the two columns are both set to Vpp, corresponding to a bit D0 of input data at "0”
- the bit lines B17 of the two columns are brought to Gnd, corresponding to an input data bit D7 at "1".
- the other cells have their source at a potential floating.
- the memory architecture according to the invention which comes to be described in a particular embodiment therefore allows the use of fewer circuits high voltage switching, and improves the read access time. It is applicable to all non-volatile memory technologies. She's spreading architectures in which the functions source / drain memory cells are reversed.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
Abstract
Description
L'invention concerne donc une architecture d'une mémoire non volatile organisée en mots selon une matrice de rangées et de colonnes, la sélection d'un mot de la matrice étant assurée par des signaux de sélection d'une rangée et d'une colonne fournis par des décodeurs d'adresse, chaque mot regroupant plusieurs cellules mémoire sur une même rangée et chaque cellule comprenant un transistor MOS à effet mémoire, avec une grille de commande, une première électrode de canal et une deuxième électrode de canal, les grilles de commande des cellules de chaque rangée de la mémoire étant connectées en commun à une ligne de grille de contrôle, la première électrode de chaque cellule étant connectée à une ligne de bit respective, caractérisée en ce que chaque mot comprend un transistor de sélection dudit mot par la deuxième électrode de chacune de ses cellules, commandé par lesdits signaux de sélection d'adresse basse-tension fournis en sortie par les décodeurs.
- la figure 1 déjà décrite est un schéma général d'un exemple de réalisation d'une architecture d'une mémoire non volatile organisée par mot selon l'état de la technique.
- la figure 2 est un schéma général d'un exemple de réalisation d'une architecture mémoire selon l'invention, mettant en évidence la séparation entre les circuits de sélection de cellules mémoire et les circuits de commutation haute tension sur les cellules mémoire;
- la figure 3 un schéma détaillé d'un exemple de réalisation d'une telle architecture mémoire selon l'invention; et
- la figure 4 représente schématiquement un exemple de réalisation d'une circuiterie de lecture associée à un groupe de deux lignes de bit dans une architecture selon l'invention.
Claims (13)
- Architecture d'une mémoire non volatile organisée en mots selon une matrice de rangées et de colonnes, la sélection d'un mot de la matrice étant assurée par des signaux de sélection d'une rangée (Selrow) et d'une colonne (Selcol) fournis par des décodeurs d'adresse (DECX, DECYm), chaque mot (M0,0) regroupant plusieurs cellules mémoire (C0, ...,C7) sur une même rangée et chaque cellule comprenant un transistor MOS à effet mémoire, avec une grille de commande, une première électrode de canal et une deuxième électrode de canal, les grilles de commande des cellules de chaque rangée (Row0) de la mémoire étant connectées en commun à une ligne de grille de contrôle (CG0), la première électrode de chaque cellule étant connectée à une ligne de bit respective, caractérisée en ce que chaque mot comprend un transistor de sélection dudit mot (TS0,0) par la deuxième électrode de chacune de ses cellules, commandé par lesdits signaux de sélection d'adresse basse-tension (Selcol, SelRow) fournis en sortie par les décodeurs.
- Architecture mémoire selon la revendication 1, caractérisée en ce qu'elle comprend une ligne de grille de contrôle (CG0) par rangée de la mémoire, les lignes de grille de contrôle étant commandées par un circuit de polarisation (1) recevant en entrées, les signaux de sélection d'adresse.
- Architecture mémoire selon la revendication 2, caractérisée en ce que les lignes de grille de contrôle (CG0, CG1, ...) sont regroupées au moins deux à deux, chaque groupe de lignes de grille de contrôle étant commandé par un circuit de commutation haute tension (E0) du circuit de polarisation (1) recevant en entrées les signaux de sélection correspondant aux lignes de grille de contrôle du groupe.
- Architecture mémoire selon la revendication 3, caractérisée en ce que les lignes de grille de contrôle mises en commun (CG0, CG1) correspondent à des rangées adjacentes (Row0, Row1).
- Architecture mémoire selon la revendication 3 ou 4, caractérisée en ce que ledit circuit de commutation haute tension applique en sortie sur la ligne de grille de contrôle ou sur le groupe de lignes de contrôle associé, soit la haute tension Vpp, pour une commande d'écriture sur une rangée sélectionnée correspondant à la dite ligne ou à une ligne dudit groupe, ou une tension de repos (Vrepos).
- Architecture mémoire selon la revendications 5, caractérisée en ce que la dite tension de repos est appliquée en sortie par les circuits de commutation haute tension en dehors de toute opération d'écriture.
- Architecture mémoire selon la revendication 5 ou 6, caractérisée en ce que le niveau de ladite tension de repos est choisi égal au niveau de tension de polarisation des grilles des cellules en mode de lecture.
- Architecture mémoire selon l'une des revendications 1 à 7, chaque colonne de la mémoire comprenant un groupe de lignes de bit (B10-B17), une ligne par bit de donnée à écrire (DATA-IN) ou à lire (DATA-OUT), caractérisée en ce que les lignes de bit de même rang (B10) d'au moins deux colonnes (Col0, Col1) sont connectées en commun.
- Architecture mémoire selon la revendication 8, caractérisée en ce que les colonnes dont les lignes de bit de même rang (B10) sont regroupées, sont adjacentes (Col0, Col1).
- Architecture mémoire selon l'une quelconque des revendications 8 ou 9, un circuit de lecture (3) comprenant un circuit de précharge de lecture associé à un circuit de détection à amplificateurs différentiels fournissant la donnée lue (DATA-OUT) en sortie, caractérisée en ce que ledit circuit de précharge reçoit une commande d'activation avant le début d'un cycle ou d'une succession de cycles de lecture.
- Architecture mémoire selon la revendication 10, caractérisée en ce que le circuit de précharge amène toutes les lignes de bit de la mémoire à la même tension de précharge (Vpch).
- Architecture mémoire selon la revendication 10 ou 11, caractérisée en ce qu'il comprend un circuit d'isolation (EI) entre les lignes de bit et ledit circuit de lecture (3), ledit circuit d'isolation étant activé (/W-HV) pendant les opérations d'écriture.
- Circuit intégré comprenant une mémoire non volatile ayant une architecture selon l'une quelconque des revendications précédentes.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0106091 | 2001-05-07 | ||
FR0106091A FR2824413B1 (fr) | 2001-05-07 | 2001-05-07 | Architecture de memoire non volatile et circuit integre comportant une memoire correspondante |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1256961A1 true EP1256961A1 (fr) | 2002-11-13 |
EP1256961B1 EP1256961B1 (fr) | 2007-03-28 |
Family
ID=8863058
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP02291142A Expired - Lifetime EP1256961B1 (fr) | 2001-05-07 | 2002-05-06 | Architecture de mémoire non volatile et circuit intégré comportant une mémoire correspondante |
Country Status (4)
Country | Link |
---|---|
US (1) | US6639838B2 (fr) |
EP (1) | EP1256961B1 (fr) |
DE (1) | DE60219100D1 (fr) |
FR (1) | FR2824413B1 (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7599231B2 (en) * | 2006-10-11 | 2009-10-06 | Atmel Corporation | Adaptive regulator for idle state in a charge pump circuit of a memory device |
ITMI20062068A1 (it) * | 2006-10-27 | 2008-04-28 | St Microelectronics Srl | Circuito di polarizzazione per memorie di tipo eeprom con latch condivisi |
CN112053725A (zh) * | 2020-09-15 | 2020-12-08 | 中国人民解放军国防科技大学 | 一种降低单栅极非挥发性存储器读操作功耗的方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5185718A (en) * | 1991-02-19 | 1993-02-09 | Catalyst Semiconductor Corporation | Memory array architecture for flash memory |
US5400276A (en) * | 1993-03-17 | 1995-03-21 | Fujitsu Limited | Electrically erasable nonvolatile semiconductor memory that permits data readout despite the occurrence of over-erased memory cells |
US5517044A (en) * | 1992-02-07 | 1996-05-14 | Nec Corporation | Non-volatile semiconductor memory device having thin film transistors equipped with floating gates |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3137993B2 (ja) * | 1991-01-16 | 2001-02-26 | 富士通株式会社 | 不揮発性半導体記憶装置 |
US5687117A (en) * | 1996-02-23 | 1997-11-11 | Micron Quantum Devices, Inc. | Segmented non-volatile memory array with multiple sources having improved source line decode circuitry |
EP0800176B1 (fr) * | 1996-04-05 | 2003-07-02 | STMicroelectronics S.r.l. | Régulateur de tension pour la programmation des cellules de mémoire non volatiles |
-
2001
- 2001-05-07 FR FR0106091A patent/FR2824413B1/fr not_active Expired - Fee Related
-
2002
- 2002-05-06 US US10/139,621 patent/US6639838B2/en not_active Expired - Lifetime
- 2002-05-06 EP EP02291142A patent/EP1256961B1/fr not_active Expired - Lifetime
- 2002-05-06 DE DE60219100T patent/DE60219100D1/de not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5185718A (en) * | 1991-02-19 | 1993-02-09 | Catalyst Semiconductor Corporation | Memory array architecture for flash memory |
US5517044A (en) * | 1992-02-07 | 1996-05-14 | Nec Corporation | Non-volatile semiconductor memory device having thin film transistors equipped with floating gates |
US5400276A (en) * | 1993-03-17 | 1995-03-21 | Fujitsu Limited | Electrically erasable nonvolatile semiconductor memory that permits data readout despite the occurrence of over-erased memory cells |
Also Published As
Publication number | Publication date |
---|---|
DE60219100D1 (de) | 2007-05-10 |
FR2824413B1 (fr) | 2003-07-25 |
US6639838B2 (en) | 2003-10-28 |
US20020186599A1 (en) | 2002-12-12 |
FR2824413A1 (fr) | 2002-11-08 |
EP1256961B1 (fr) | 2007-03-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0666573B1 (fr) | Bascule bistable non volatile programmable par la source, notamment pour circuit de redondance de mémoire | |
EP1342244B1 (fr) | Memoire flash effacable par page | |
EP0674264B1 (fr) | Circuit de sélection d'éléments de mémoire redondants et mémoire "FLASH EEPROM" comportant ledit circuit | |
FR2825829A1 (fr) | Dispositif de memoire a semiconducteur ayant des reseaux de cellules de memoire permettant un acces selectif | |
FR2480504A1 (fr) | Transistor programmable et effacable electriquement | |
EP1727152B1 (fr) | Architecture de mémoire EEPROM | |
EP0568439A1 (fr) | Procédé et circuit de détection de fuites de courant dans une ligne de bit | |
FR2843648A1 (fr) | Dispositif a memoire flash ayant une ligne de source stable independamment du couplage de la ligne de bits et d'un effet de charge | |
FR2816750A1 (fr) | Memoire flash comprenant des moyens de controle de la tension de seuil de cellules memoire | |
FR2690008A1 (fr) | Mémoire avec cellule mémoire EEPROM à effet capacitif et procédé de lecture d'une telle cellule mémoire. | |
EP0750313B1 (fr) | Mémoire EEPROM programmable et effaçable par effet de Fowler-Nordheim | |
WO2004021361A2 (fr) | Memoire eeprom comprenant un registre non volatile integre dans son plan memoire | |
KR20040070218A (ko) | 2트랜지스터 플래시 메모리 셀과 그 어레이 판독 방법 및메모리 디바이스 | |
FR3006491A1 (fr) | Procede d’ecriture dans une memoire de type eeprom incluant un rafraichissement de cellules memoire | |
EP1256961B1 (fr) | Architecture de mémoire non volatile et circuit intégré comportant une mémoire correspondante | |
FR2838840A1 (fr) | Comparateur de tension d'alimentation | |
EP0269468B1 (fr) | Dispositif de sécurité pour la programmation d'une mémoire non volatile programmable électriquement | |
FR2856186A1 (fr) | Memoire flash comprenant des moyens de controle et de rafraichissement de cellules memoire dans l'etat efface | |
EP2977988B1 (fr) | Mémoire non volatile à résistance programmable | |
FR2776820A1 (fr) | Memoire a grille flottante electriquement effacable organisee en mots | |
FR2752324A1 (fr) | Memoire non volatile en circuit-integre a lecture rapide | |
EP1085520B1 (fr) | Procédé d'écriture en mode page d'une mémoire non volatile électriquement programmable/effaçable et architecture correspondante | |
EP0845785A1 (fr) | Mémoire électronique non volatile et son procédé de gestion | |
EP1089290B1 (fr) | Registre de colonnes, mémoire l'incorporant et procédé d'écriture dans une telle mémoire | |
EP1764805A1 (fr) | Procédé de vérification de l'effacement par bloc d'une mémoire |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17P | Request for examination filed |
Effective date: 20030415 |
|
AKX | Designation fees paid |
Designated state(s): DE FR GB IT |
|
17Q | First examination report despatched |
Effective date: 20030723 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REF | Corresponds to: |
Ref document number: 60219100 Country of ref document: DE Date of ref document: 20070510 Kind code of ref document: P |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20070627 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20070629 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20070628 |
|
26N | No opposition filed |
Effective date: 20080102 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20080131 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20070328 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070628 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070531 |