Classifications

• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • G06F13/38—Information transfer, e.g. on bus
  • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
  • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
  • G06F13/4286—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a handshaking protocol, e.g. RS232C link
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/14—Two-way operation using the same type of signal, i.e. duplex
  • H04L5/16—Half-duplex systems; Simplex/duplex switching; Transmission of break signals non-automatically inverting the direction of transmission
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
  • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
  • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

• the present disclosure relates to a device for the transmission of signals between two data processors. More particularly, the disclosure relates to a device for the exchange of data between a host processor and a slave processor. A connection between the two processors is provided by a single data line, and communications are conducted in one direction, from the slave processor to the host processor.
• a simple example is a battery pack (a "slave” component) that is removably connectable to a portable electronic device (a "host” device). At the very least, the battery pack should be able to communicate with the portable electronic device to inform the camcorder of the amount of energy contained in the battery.
• the communication architecture is designed with as few connections as possible.
• SM system management
• a currently popular protocol for use over the SM bus is the Inter-Integrated Circuit (I C), which was originally developed by Philips Semiconductor. The protocol utilizes a synchronous signal and has the advantage of accommodating multiple master and multiple slave components (including multiple batteries, wherein the system monitors various aspects of the condition of each battery).
• the DQ system uses a single wire and a ground wire to connect a host device to multiple slave components. Data is transmitted in two directions on the one non-ground wire.
• the architecture includes a pull up resistor that maintains the line in a high state, and allows data to be transmitted by pulling the line down, so that the state of the line is up or down for each transmitted bit.
• bi-directional, one-wire bus Another drawback of the bi-directional, one-wire bus is that some use of time- domain or frequency-domain relations, to track the two half-channels of communication is required.
• a crude time base is provided by using an unstable oscillator. This crude time base, together with electrical relationships, provides the necessary reference for two-way communication over a one- wire bus.
• a further drawback of the bi-directional, one- wire bus is that, because of the bi-directional nature of the communications, the slave component must require the ability to sample the data line and receive messages from the host.
• a slave component of an I 2 C system therefore, will in most cases require the architecture necessary to allow the slave to receive messages, thereby increasing the cost and complexity of the slave.
• the new architecture/protocol will be simple and inexpensive in comparison to the above describe I 2 C and DQ systems.
• the present disclosure provides a data communication interface for transferring at least one data bit to a host processor.
• the interface includes a one- wire data line, and a slave processor connected to the data line and including a pulldown circuit for varying voltage on the data line.
• the slave processor is incapable of sampling data from the data line, but is programmed to vary voltage on the data line using the pull-down circuit when the data line is energized, to signal at least one data bit.
• the slave processor is programmed to pull the voltage low on the energized data line to signal a "0" and to raise the voltage high on the energized data line to signal a " 1 ".
• the interface includes a host processor connected to the data line and including a pull-down circuit for varying voltage on the data line at the request of the host processor.
• the host processor is capable of sampling data from the data line, and is programmed to energize the data line using the pull-down circuit when at least one data bit is desired from the slave processor.
• the host processor is also programmed to sample the voltage on the energized data line to determine the value of a bit signaled by the slave processor.
• the presently disclosed communications architecture/protocol uses a minimum amount of hardware to communicate pre- selected information from the slave to the host.
• the communication format is simple and does not require continuous monitoring, resulting in a reduction of power consumption for both the host and the slave, which is of course important in portable electronic devices.
• the presently disclosed one-way, single wire communication interface accordingly, is particularly attractive for hand-held or other low-power portable electronic devices, such as cell phones, personal digital assistants and camcorders, for example.
• FIG. 1 is a simplified schematic illustrating a communications interface according to the present disclosure, including a slave component connected to a host device through a unidirectional, one-wire bus;
• FIG. 2 shows graphs of data line voltage versus time, illustrating unidirectional communication according to the present disclosure for use with the interface of FIG. 1;
• FIG. 3 shows a flow chart illustrating a "data initiation" algorithm according to the present disclosure for use by the host device of FIG. 1 ;
• FIG. 4 shows a flow chart illustrating a "send data" algorithm according to the present disclosure for use by the slave component of FIG. 1 ;
• FIG. 5 shows a flow chart illustrating a "send data" algorithm according to the present disclosure for use by the guest device of FIG. 1 ;
• FIG. 6 is a simplified schematic illustrating a communications interface according to the present disclosure, including a unidirectional, one-wire bus connecting a slave component comprising a battery pack to a host device comprising a portable electronic product;
• FIG. 7 is a simplified schematic illustrating a computer processing unit according to the present disclosure adapted to be connected in series with other, similar computer processing units for sequential communications with a host device; and
• FIG. 8 is a simplified schematic illustrating a battery pack constructed in accordance with the present disclosure and including a plurality of the computer processing units of FIG. 7 connected together in series for sequentially communicating with a host device.
• the present disclosure provides a method of signaling at least one data bit to a host processor from a slave processor over a one- wire data line.
• the method includes providing a slave processor that is incapable of sampling data from the data line.
• the method also includes energizing the data line using a host processor when at least one data bit is desired from the slave processor, varying the voltage on the energized data line using the slave processor, and sampling the voltage on the energized data line using the host processor to determine the value of a bit signaled by the slave processor.
• the host processor de-energizes the data line.
• the slave processor doesn't start varying the voltage on the energized data line to signal the data bit, until a pre-selected time period after the line is energized by the host so that the host is prepared to receive the entire data signal.
• the host processor energizes the data line by raising the data line to a high logic level. Then, the slave processor pulls the voltage low on the energized data line to signal a "0", and raises the voltage high on the energized data line to signal a " 1 ".
• the method of communication is preferably designed to minimize the charge transfer out of the battery in the module. Thus, the slave processor never sources current to the data line, but only sinks current.
• a host device having a computer processing unit includes the host processor.
• the CPU also includes a pull-down transistor controlled by the host processor for varying the voltage on the data line.
• a slave component has a CPU including the slave processor and also including a very high-impedance pulldown resistor for varying the voltage on the data line. (A very high-impedance pulldown resistor is used in the slave component merely to avoid the risk of floating nodes.)
• the system also includes a power line and a ground line extending between the device and the component. All of the lines are connectably split between the slave component and the host component such that the lines can be re-connected when desired, whereby the slave can be plugged into the host (e.g., like a battery pack being plugged into a cell phone).
• FIG. 3 shows a "data initiation” algorithm according to the present disclosure for use by the host processor of FIG. 1
• FIG. 4 shows a "send data” algorithm according to the present disclosure for use by the slave processor of FIG. 1.
• the slave processor doesn't act until it is woken by the host processor when the host processor energizes the data line.
• FIG. 5 shows an alternative "send data" algorithm according to the present disclosure for use by the guest device of FIG. 1.
• the slave processor simply attempts to signal data at pre-selected intervals, even if the data line has not been energized by the host.
• a slave component comprising a battery pack is shown that includes the slave CPU of FIG. 1.
• the battery pack includes a battery, at least one measurement device for measuring a variable property of the battery and for producing an analog signal indicative of the measurement, and an analog to digital converter for converting the analog signal indicative of the measurement to at least one data bit.
• the slave CPU is connected to the converter and includes memory (not shown) for receiving the at least one data bit from the converter and storing the at least one data bit until the data line is energized.
• the at least one measurement device of the battery pack comprises means for measuring the voltage level, the current, the temperature, and the current usage.
• the battery pack is connectable to a portable product (e.g., a cell phone) including the host CPU of FIG. 1.
• a portable product e.g., a cell phone
• FIG. 7 another slave CPU including a signal-in line, a data-out line, and a signal-out line.
• the slave CPU also includes a processor including a pulldown circuit for varying voltage on the signal-out line.
• the processor is connected to the signal-in line and the data-out line and is programmed to transfer at least one data bit over the data-out line when the voltage of the signal-in line is varied.
• the processor is also programmed to vary the voltage on the signal-out line when completed transferring the at least one data bit over the data line.
• the slave CPU of FIG. 7 is adapted to be connected in series with other slave components for sequential communications with a host device.
• FIG. 8 shows a battery pack constructed in accordance with the present disclosure and including a plurality of the slave components of FIG. 7 connected together in series for sequentially communicating with a host device.
• Each of the slave components is connected to a battery.
• each slave component includes at least one measurement device for measuring a variable property of the battery, and an analog to digital converter for converting an analog signal produced by the measurement device into a digital signal.
• the assembly also includes an assembly CPU having a processor, a one- wire data line for connection to a host component (not shown), an information line arranged to receive the signals from each of the data-out lines of the slave components, and a command line connected to the signal-in line of a first of the connected slave components.
• the assembly processor is connected to the assembly data line and includes a first pull-down circuit for varying voltage on the data line to signal a host connected to the data line.
• the processor is also connected to the command line and includes a second pull-down circuit for varying voltage on the command line.
• the processor is further connected to the information line.
• the processor is programmed to vary voltage on the command line using the second pull-down circuit when the data line is energized to signal the first slave CPU to report information.
• the assembly processor is also programmed to vary voltage on the data line using the first pull-down circuit when at least one data bit from the slave components is received on the information line to signal information over the data line including identification of the slave component (i.e., first slave, second slave . . . ) and the at least one data bit of the particular slave component (i.e., information about the slave's respective battery).
• the assembly processor pulls down the voltage on the command line to instruct the first slave CPU to signal information regarding the first battery to the assembly CPU over the information line.
• the assembly processor then signals the battery number and information to the host over the data line utilizing the protocol of FIG. 2.
• the second, third and fourth slaves then sequentially report their battery information to the assembly CPU, which in turn sequentially reports the battery identifier and battery information to the host.
• the signal-out line of the last of the slave CPU's (the fourth slave in the particular embodiment) is also connected to the information line of the assembly processor.
• the last slave When the last slave is finished reporting information to the assembly CPU, the last slave signal the assembly that the last slave has reported in through the signal-out line of the slave and the information line of the assembly CPU.
• the assembly CPU can then signal the host that all the slaves of the assembly have reported.
• the signal-in and the signal-out lines of the slave CPU's are preferably connected through voltage level shifters, and the data-out lines are preferably connected to the information line of the assembly CPU through optoisolators.
• the signal-out line of the slave and the information line of the assembly CPU are connected through an optoisolator.
• the present disclosure provides a new and improved communications architecture and protocol that includes connecting a single data wire between a host processor and a slave processor.
• the host processor (which may be in a portable electronic component, such as a cell phone, PDA, or camcorder) contains a switch for coupling a positive voltage to the data line.
• the slave processor (which may be contained within a battery pact for monitoring the battery) then signals data at a set rate using a predetermined protocol, but in only one direction along the data line.
• the host processor when the host processor needs information the host energizes the data line and the slave processor is able to send information to the host.
• the host processor can remove the voltage source from the data line, causing the data line to go low.
• the slave may be programmed to become activated and only send data when the data line is energized, or may continuously send data regardless of the state of the data line.
• each slave can include a storage device, such as shift register, which can be continuously updated in real time with desired information for transmittal to the host. Then, when activated by the host, the slave provides the most recently updated information to the host.
• a storage device such as shift register
• the slave when activated by the host, the slave provides the most recently updated information to the host.
• a further embodiment might comprise a system for monitoring multiple batteries with periodic and staggered time delay, or a wired OR logic arrangement to determine which slave is being interrogated.
• Various arbitration schemes, or logic arrangements can also be used to determine whether another slave is using the single data wire.

Landscapes

• Engineering & Computer Science (AREA)
• Signal Processing (AREA)
• Theoretical Computer Science (AREA)
• Computer Networks & Wireless Communication (AREA)
• Physics & Mathematics (AREA)
• General Engineering & Computer Science (AREA)
• General Physics & Mathematics (AREA)
• Power Sources (AREA)
• Charge And Discharge Circuits For Batteries Or The Like (AREA)
• Dc Digital Transmission (AREA)
• Communication Control (AREA)
• Telephone Function (AREA)

Applications Claiming Priority (3)

Publications (2)

Family

ID=22583467

Family Applications (1)

Country Status (8)

Families Citing this family (8)

Citations (1)

Family Cites Families (2)

• 2000
  • 2000-10-27 KR KR1020027003245A patent/KR20020033794A/ko not_active Application Discontinuation
  • 2000-10-27 MX MXPA02002334A patent/MXPA02002334A/es unknown
  • 2000-10-27 WO PCT/US2000/029726 patent/WO2001031801A1/en not_active Application Discontinuation
  • 2000-10-27 AU AU13509/01A patent/AU1350901A/en not_active Abandoned
  • 2000-10-27 EP EP00975459A patent/EP1230741A4/de not_active Withdrawn
  • 2000-10-27 JP JP2001533641A patent/JP2003513504A/ja active Pending
  • 2000-10-27 CN CN00814769A patent/CN1382326A/zh active Pending
  • 2000-10-30 TW TW089122849A patent/TW531985B/zh active

Patent Citations (1)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events