EP0176254B1 - Semiconductor memory device - Google Patents
Semiconductor memory device Download PDFInfo
- Publication number
- EP0176254B1 EP0176254B1 EP85306065A EP85306065A EP0176254B1 EP 0176254 B1 EP0176254 B1 EP 0176254B1 EP 85306065 A EP85306065 A EP 85306065A EP 85306065 A EP85306065 A EP 85306065A EP 0176254 B1 EP0176254 B1 EP 0176254B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- groove
- layer
- substrate
- conductive layer
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims description 9
- 239000003990 capacitor Substances 0.000 claims description 48
- 239000000758 substrate Substances 0.000 claims description 47
- 230000015654 memory Effects 0.000 claims description 30
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 6
- 230000004044 response Effects 0.000 claims description 3
- 239000002800 charge carrier Substances 0.000 claims description 2
- 239000010408 film Substances 0.000 description 25
- 238000000034 method Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000003449 preventive effect Effects 0.000 description 5
- 238000003860 storage Methods 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 239000011159 matrix material Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000012856 packing Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 229910052785 arsenic Inorganic materials 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- -1 arsenic ions Chemical class 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000000593 degrading effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000005260 alpha ray Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- LDDQLRUQCUTJBB-UHFFFAOYSA-N ammonium fluoride Chemical compound [NH4+].[F-] LDDQLRUQCUTJBB-UHFFFAOYSA-N 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 239000012857 radioactive material Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/37—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/906—Dram with capacitor electrodes used for accessing, e.g. bit line is capacitor plate
Definitions
- the present invention relates to semiconductor memories and, more particularly, to a dynamic random access memory wherein each memory cell is constituted by a transistor and a capacitor.
- a dynamic random access memory (to be referred to as a "dRAM” hereinafter) has a plurality of memory cells formed in a matrix manner on a substrate. Address and data lines extend along column and row directions, respectively, to designate read/write of data from/into a desired cell.
- Each cell typically consists of a MOS transistor which is switched on/off in response to an address designation and a MOS capacitor for storing data carriers supplied through the transistor.
- the level of a data signal read out from a cell directly depends on the maximum charge which can be stored in each memory cell of the dRAM. Therefore, the capacitance of the cell capacitor must be increased in order to increase the level of the readout data signal.
- the cell capacitance is determined in accordance with the thickness and area of a gate insulation film of the MOS capacitor in the cell. Therefore, in order to increase the capacitance of the capacitor, the gate insulation film must be made as thin as possible, and/or the area of the capacitor region must be increased as much as possible.
- there are limitations in manufacturing a thin gate insulation film and an increase in the capacitor area results in degradation in cell packing density of the dRAM, thereby preventing manufacture of a dRAM having a high packing density.
- a "soft-error” problem means the phenomenon wherein radiation, such as a rays generated from a radioactive material (contained in a very small amount in a package), becomes incident on a silicon substrate to generate a large number of electron-hole pairs therein, and the electron-hole pairs cause noise, thereby causing malfunction of the dRAM. As a result, it has been very difficult to improve the maximum charge storage amount without degrading memory density.
- Examples of dRAM's can be found in JP-A-59 141262 and EP-A-164 829 which was published after the filing date.
- grooves are formed in a surface area of a semiconductive substrate having a predetermined conductivity type such that each groove has side walls and a bottom portion.
- a plurality of memory cells are formed on the substrate in a matrix manner.
- Each memory cell consists of one transistor and one capacitor.
- the transistor is formed on the substrate surface area while the capacitor is buried in the groove.
- a capacitor electrode of the capacitor is not comprised of a semiconductor diffusion layer formed in the substrate.
- the capacitor electrode includes a first conductive layer buried in the groove and a second conductive layer which is insulated from the first conductive layer and buried in the groove to oppose the first conductive layer.
- the first conductive layer is connected to a source region of the transistor and has a layer portion extending in the groove along the side wall of the groove.
- the second conductive layer serves as a common electrode for all the memory capacitors formed on the substrate and allows the first conductive layer to store charge carriers in response to a voltage applied between the first and second conductive layers.
- the capacitor electrode is not comprised of a semiconductor diffusion layer formed in the substrate but a conductive layer. Therefore, generation of hole-electron pairs in the substrate can be prevented, thereby eliminating "soft-error". Since the cell capacitors are buried in the grooves, the effective area of the capacitor can be substantially increased without increasing the two-dimensional area occupied by the cell capacitor. Therefore, the maximum charge storage amount of each cell can be increased and the semiconductor memory can be highly integrated. The above-mentioned object of the present invention is achieved in this manner.
- Fig. 1 is a diagram showing a two-dimensional structure of a main part of a dRAM according to a preferred embodiment of the present invention
- Fig. 2 is a diagram showing a sectional structure of a memory cell of the dRAM taken along the line II - II of Fig. 1;
- Fig. 3 is a diagram showing a sectional structure of a memory cell of the dRAM taken along the line III - III of Fig. 1;
- Fig. 4 is a perspective diagram showing a structure of a main part of the memory cell of the dRAM shown in Fig. 1;
- Figs. 5A to 5E are diagrams, respectively, showing sectional structures of the memory cell in several major manufacturing steps of the dRAM shown in Fig. 1.
- FIG. 1 illustrates a two-dimensional structure of a main part of the memory cells of the dRAM.
- reference numeral 10 denotes a semiconductive substrate made of a p - conductivity type silicon.
- Fig. 2 shows a sectional structure (not drawn to scale) of the two-dimensional structure of Fig. 1 taken along the line II - II thereof.
- the semiconductive substrate 10 consists of p - conductivity type silicon. Grooves 12 having rectangular sections are formed in a matrix manner (mesh manner) on boundary regions (i.e., field regions) of cell regions defined on the substrate 10.
- the surface area of the substrate 10 thus comprises a three-dimensional pattern comprising a plurality of rectangular cubes.
- the surface portions of the rectangular cubes substantially correspond to memory cell areas.
- the memory cells of the dRAM are basically formed on the surface portions defined by the grooves 12. In this manner, the memory cells are arranged on the substrate 10 in a matrix manner.
- Each memory cell consists of a metal oxide semiconductor field effect transistor (MOSFET) 14 and a capacitor l6.
- MOSFETs 14 and 14' in two neighbouring cells, respectively, are arranged on a single surface portion 18.
- Three diffusion layers 20, 22 and 24 are formed in the surface portion 18 to have high concentration n conductivity type.
- the n + type layers 20 and 24 serve as source regions of the neighbouring MOSFETs 14 and 14'.
- the remaining n + type layer 22 functions as a common drain region of the neighbouring MOSFETs 14 and 14'.
- Word lines 26 and 28 which also serve as gate layers of the MOSFETs 14 and 14' are electrically insulated from and self-aligned with the source and drain regions.
- a conductive layer 30 which serves as a bit line of the dRAM extends along the row direction as shown in Fig. 1 and is connected to the common drain region 22 of the neighbouring MOSFETs as shown in Fig. 2.
- a capacitor electrode is constituted not by a diffusion layer formed in the substrate unlike a conventional device but by an independent conductive layer (polycrystalline silicon layers) 32 or 32' buried in the groove 12.
- the capacitor electrode 32 has a horizontal layer portion 32a and vertical layer portions 32b, 32c and 32d contiguously formed to vertically hang from three sides of the portion 32a in the groove 12.
- the capacitor electrode 32 covers an end portion of a rectangular cubic memory cell area defined on the substrate 10.
- This capacitor electrode 32 has an inverted L-shaped section in Fig. 2 and an M-shaped section in Fig. 3.
- the three-dimensional structure of the electrode 32 can be understood better with reference to the perspective view of Fig. 4.
- the portion 32a of the electrode 32 is connected to a source region 20 of a corresponding MOSFET. It must be noted that a dotted line 34 in Fig. 1 designates a contact area of the electrode 32 and the source 20.
- a conductive plate layer (polycrystalline silicon layer) 36 extends above the substrate 10 in a three-dimensional pattern configuration as shown in Fig. 4 to have a T-shaped section in the cell capacitor region.
- Fig. 2 clearly shows that a cell capacitor portion of the layer 36 has a T-shaped section.
- the layer 36 and the electrodes 32 and 32' are insulated by an insulative layer 38 provided in the groove 12.
- a vertical portion 36a of the layer 36 extends substantially perpendicularly to the substrate surface along substantially a central portion of the groove 12 having a rectangular section.
- the neighbouring electrodes 32 and 32' with the groove 12 therebetween oppose each other with the portion 36a sandwiched therebetween.
- the portion 32a of the electrode 32 opposes a horizontal layer portion 36b of the layer 36.
- the layer 36 and the single electrode 32 (or 32') constitute a single cell capacitor. Therefore, the charge storage area of the cell capacitor is substantially the same as the surface area of the electrode 32 having an inverted L-shaped section.
- the portions 32b, 32c and 32d of the electrode 32 having the inverted L-shaped section in the groove 12 are shorter than the portion 36a of the electrode 36 (as shown in Fig. 2 or Fig. 3).
- edges 40 (or 40') of the portions 32b, 32c and 32d of the electrodes 32 and 32' are located at shallower positions in the groove 12 compared with an edge 42 of the portion 36a of the electrode 36 and are thus more spaced apart from the bottom 44 of the groove 12 by a corresponding distance.
- a shallow semiconductive layer 46 is formed in the p - type substrate 10 to surround the groove 12.
- the layer 46 has a p conductivity type which is opposite to the conductivity type of the source and drain regions and the same as that of the substrate 10.
- the concentration of the p type impurity of the layer 46 is set to be higher than that of the substrate 10 so that the layer 46 serves as an inversion preventive layer for preventing charge leakage between the capacitor and the substrate.
- the surface concentration of the p type shallow layer 46 is set to about 1 x 10 16 to 1 x 10 17 /cm 3 . End portions of the layer 46 are connected with regions 20 and 20' of MOSFETs of neighbouring cells having the groove l2 therebetween.
- the junction between the layer 46 and the regions 20 is clearly illustrated in Fig. 3.
- the bottom of the layer 46 locally extends deeply to form a projection layer 48.
- the layer 48 prevents leakage current between neighbouring cells having the groove l2 therebetween, thereby allowing further effective element isolation between the neighbouring cells. Leakage current tends to flow between the cells along the surface of the groove 12 in the substrate 10. Therefore, leakage current flow can be prevented by the layer 48.
- the grooves 12 are formed on the surface areas of the substrate 10.
- the capacitor 16 of each memory cell is formed in each groove 12.
- the electrode 32 vertically extends in the groove 12 to increase the capacitor area.
- the effective area of each capacitor can be increased without increasing the size of the substrate.
- the maximum charge storage amount of the cell capacitor can be increased without degrading the cell packing density of the dRAM, thereby improving the signal level of read/write data of the dRAM.
- each cell capacitor 16 buried in the groove 12 formed in the field area comprises first and second conductive layers 40 and 42 which are made of polycrystalline silicon and stacked having an insulative layer sandwiched therebetween.
- first and second conductive layers 40 and 42 which are made of polycrystalline silicon and stacked having an insulative layer sandwiched therebetween.
- charges are stored in a cell capacitor when the data is stored in the corresponding memory cell, thereby allowing formation of hole-electron pairs in the substrate due to the adverse effect of an ⁇ ray.
- such an effect is reliably prevented, thereby providing a dRAM free from "soft-error", conventionally a critical problem.
- charge leakage not only between the cell capacitor and the substrate, but also between neighbouring cells with the groove 12 therebetween can be effectively prevented, so that read/write reliabilty of the dRAM can be increased.
- a considerably intense electric field tends to occur between the edges 40 and 40' of the portions 32b, 32c and 32d of the electrodes 32 and 32' and inner edges of the groove 12. Should charge leakage occur, it is most likely to flow between the portions 32b, 32c and 32d of the electrodes 32 and 32' and the inner edges of the groove 12.
- the lengths of the vertical layer portions of the electrodes 32 and 32' having inverted L-shaped sections are set to be shorter than that of the portion 36a of the layer 36 having a T-shaped section in the groove 12. Therefore, the end portions 40 and 40' of the vertical layer portions of the electrodes 32 and 32' are spaced apart from the inner edges of the groove 12 by an adequate distance d , so that the breakdown voltage of the gate insulation film at the corner of the groove 12 can be increased due to the distance d , thereby suppressing the charge leakage flow between the end portions 40 and 40' and the inner edges of the groove 12.
- the vertical layer portion 36a of the layer 36 extends downward from the vertical layer portions of the electrodes 32 and 32a' so that leakage current flow between the electrodes 40 and 40' can be prevented. This is because a leakage current tends to flow in the layer 38 through the boundary region of itself and the substrate 10.
- the inversion preventive layer 46 is provided in the substrate 10 to surround the groove 12 so that the current leakage preventive effect mentioned above can be enhanced. From another point of view, with the provision of the layer 46, the maximum charge storage capacity of the cell capacitor can be increased without considering improvement of the current leakage preventive effect. More particularly, as mentioned above, the vertical layer portions of the electrodes 32 and 32' must be spaced apart from the inner edges of the groove 12 by an adequate distance d . However, since the layer 46 is additionally provided to increase the current leakage preventive effect, the vertical layer portions of the electrodes 32 and 32' can be increased in length, thereby increasing the capacitor area.
- an oxide film 100 is formed on a p - type (or p type) silicon substrate 10 and patterned to obtain a mask layer having a predetermined shape (for forming grooves). Patterning is preferably performed by anisotropic dry etching such as reactive ion etching (RIE), ion beam etching and sputter etching. Subsequently, the substrate 10 is etched by RIE using the film 100 as a mask to form a groove l2 in an element isolation region (field region) in the substrate 10 as shown in Fig. 5A. As a result, the memory cell region of the substrate 10 has a projecting section. An impurity such as boron is implanted in the recessed surface of the groove 12 to form a p type shallow layer 46 for inversion prevention. The concentration at the surface of the layer 46 is set to about 10 15 to 10 17 /cm 3 .
- the film 100 is removed with a liquid of NH4F and so on and thereafter a thin oxide film is formed by thermal oxidation.
- a thick oxide film 102 is deposited only on the bottom 44 of the groove 12 using the thin film as the mask.
- the film 102 can be buried in accordance with a flattening technique by etch-back, or by any other burying technique.
- Arsenic e.g., is ion-implanted in end portions of cell regions by using a conventional masking technique to form n + layers 20 and 20'.
- the layers 20 and 20' serve as source regions of MOSFETs of neighbouring cells with the groove 12 therebetween.
- a gate oxide layer 104 is formed by thermal oxidation on the groove surface including the side walls of the groove 12.
- Contact holes 106 and 107 are formed in the layer 104 as shown in Fig. 5B.
- Each capacitor electrode 32 extends downward to cover the end portion of the projecting cell formation region as shown in Fig. 5B.
- the capacitor electrode having the vertical layer portions as mentioned above can be patterned by utilizing a flattening resist method such as a so-called multi-layer resist method and an anisotropic etching method such as RIE.
- the central portion of the thick film 102 deposited on the bottom portion 44 of the groove 12 is etched to form the through hole 106.
- a masking layer for the etching is formed by a known technique on horizontal layer portions of the electrodes 32 and 32'.
- the electrodes 32 and 32' themselves can be used as the masking layer.
- a patterned photoresist layer 108 is formed on portions of the substrate 10 and the electrodes 32 and 32' by conventional photolithography. Using the layer 108, arsenic ions are implanted in the substrate 10 to form a p type layer 46 projecting downward at the central portion thereof.
- the layer 46 is formed to reliably perform element isolation of neighbouring cells.
- a gate oxide film 110 is formed by thermal oxidation to uniformly cover the inner surface of the through hole 106 formed in the groove 12 and patterned as shown in Fig. 5D.
- a second polycrystalline silicon layer is deposited on the patterned gate oxide film 110 and patterned to obtain a plate electrode 36 as a common electrode for all the memory capacitors described above, and a gate layer 26 of the MOSFET. It must be noted that the lower portion of the electrode 36 is located closer to the bottom portion 44 of the groove 12 than those of the electrodes 32 and 32'.
- arsenic ions are implanted in the substrate 10 again to complete n + type source and drain regions 20 and 24 of the MOSFETs.
- An oxide film 112 is formed on the layer structure obtained in the step of Fig. 5D using the CVD method and patterned to form a contact hole 114 at a drain region 24 of each MOSFET.
- An aluminum wiring layer (i.e., bit line) 30 is formed on the film 112 to commonly connect the drain regions of the MOSFETs of the memory cells arranged along the row direction.
- the dRAM of the present invention is easily manufactured in this manner without requiring any special manufacturing step.
- a gate oxide film can be a film obtained by oxidizing the surface of a multilayer of an oxide film and a nitride film, another oxide film or a nitride film.
- a high-melting metal such as Mo or a silicide thereof can be used as an electrode material.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
Description
- The present invention relates to semiconductor memories and, more particularly, to a dynamic random access memory wherein each memory cell is constituted by a transistor and a capacitor.
- As is well known, a dynamic random access memory (to be referred to as a "dRAM" hereinafter) has a plurality of memory cells formed in a matrix manner on a substrate. Address and data lines extend along column and row directions, respectively, to designate read/write of data from/into a desired cell. Each cell typically consists of a MOS transistor which is switched on/off in response to an address designation and a MOS capacitor for storing data carriers supplied through the transistor.
- In a dRAM having the above-mentioned structure, the level of a data signal read out from a cell directly depends on the maximum charge which can be stored in each memory cell of the dRAM. Therefore, the capacitance of the cell capacitor must be increased in order to increase the level of the readout data signal. The cell capacitance is determined in accordance with the thickness and area of a gate insulation film of the MOS capacitor in the cell. Therefore, in order to increase the capacitance of the capacitor, the gate insulation film must be made as thin as possible, and/or the area of the capacitor region must be increased as much as possible. However, there are limitations in manufacturing a thin gate insulation film, and an increase in the capacitor area results in degradation in cell packing density of the dRAM, thereby preventing manufacture of a dRAM having a high packing density.
- Occurrence of "soft-error" is also a big problem in a dRAM having the above-mentioned structure. A "soft-error" problem means the phenomenon wherein radiation, such as a rays generated from a radioactive material (contained in a very small amount in a package), becomes incident on a silicon substrate to generate a large number of electron-hole pairs therein, and the electron-hole pairs cause noise, thereby causing malfunction of the dRAM. As a result, it has been very difficult to improve the maximum charge storage amount without degrading memory density.
- Examples of dRAM's can be found in JP-A-59 141262 and EP-A-164 829 which was published after the filing date.
- It is therefore an object of the present invention to provide a new and improved semiconductor memory device which has a high packing density and which is capable of reliable data read/write.
- According to a semiconductor memory of the present invention, grooves are formed in a surface area of a semiconductive substrate having a predetermined conductivity type such that each groove has side walls and a bottom portion. A plurality of memory cells are formed on the substrate in a matrix manner. Each memory cell consists of one transistor and one capacitor. In each memory cell, the transistor is formed on the substrate surface area while the capacitor is buried in the groove. Unlike in a conventional device a capacitor electrode of the capacitor is not comprised of a semiconductor diffusion layer formed in the substrate. The capacitor electrode includes a first conductive layer buried in the groove and a second conductive layer which is insulated from the first conductive layer and buried in the groove to oppose the first conductive layer. The first conductive layer is connected to a source region of the transistor and has a layer portion extending in the groove along the side wall of the groove. The second conductive layer serves as a common electrode for all the memory capacitors formed on the substrate and allows the first conductive layer to store charge carriers in response to a voltage applied between the first and second conductive layers.
- The capacitor electrode is not comprised of a semiconductor diffusion layer formed in the substrate but a conductive layer. Therefore, generation of hole-electron pairs in the substrate can be prevented, thereby eliminating "soft-error". Since the cell capacitors are buried in the grooves, the effective area of the capacitor can be substantially increased without increasing the two-dimensional area occupied by the cell capacitor. Therefore, the maximum charge storage amount of each cell can be increased and the semiconductor memory can be highly integrated. The above-mentioned object of the present invention is achieved in this manner.
- The present invention is best understood by reference to the accompanying drawings, in which:
- Fig. 1 is a diagram showing a two-dimensional structure of a main part of a dRAM according to a preferred embodiment of the present invention;
- Fig. 2 is a diagram showing a sectional structure of a memory cell of the dRAM taken along the line II - II of Fig. 1;
- Fig. 3 is a diagram showing a sectional structure of a memory cell of the dRAM taken along the line III - III of Fig. 1;
- Fig. 4 is a perspective diagram showing a structure of a main part of the memory cell of the dRAM shown in Fig. 1; and
- Figs. 5A to 5E are diagrams, respectively, showing sectional structures of the memory cell in several major manufacturing steps of the dRAM shown in Fig. 1.
- A dynamic random access memory (dRAM) according to one preferred embodiment of the present invention will be described with reference to Figs. 1 to 5. Fig. 1 illustrates a two-dimensional structure of a main part of the memory cells of the dRAM. Referring to Fig. 1,
reference numeral 10 denotes a semiconductive substrate made of a p- conductivity type silicon. Fig. 2 shows a sectional structure (not drawn to scale) of the two-dimensional structure of Fig. 1 taken along the line II - II thereof. - Referring to Fig. 1, the
semiconductive substrate 10 consists of p- conductivity type silicon.Grooves 12 having rectangular sections are formed in a matrix manner (mesh manner) on boundary regions (i.e., field regions) of cell regions defined on thesubstrate 10. The surface area of thesubstrate 10 thus comprises a three-dimensional pattern comprising a plurality of rectangular cubes. The surface portions of the rectangular cubes substantially correspond to memory cell areas. Thus, the memory cells of the dRAM are basically formed on the surface portions defined by thegrooves 12. In this manner, the memory cells are arranged on thesubstrate 10 in a matrix manner. - Each memory cell consists of a metal oxide semiconductor field effect transistor (MOSFET) 14 and a capacitor l6. In Fig. 2,
MOSFETs 14 and 14' in two neighbouring cells, respectively, are arranged on asingle surface portion 18. Threediffusion layers surface portion 18 to have high concentration n conductivity type. The n+ type layers 20 and 24 serve as source regions of the neighbouringMOSFETs 14 and 14'. The remaining n+ type layer 22 functions as a common drain region of the neighbouringMOSFETs 14 and 14'.Word lines MOSFETs 14 and 14' are electrically insulated from and self-aligned with the source and drain regions. Aconductive layer 30 which serves as a bit line of the dRAM extends along the row direction as shown in Fig. 1 and is connected to thecommon drain region 22 of the neighbouring MOSFETs as shown in Fig. 2. - Cell capacitors are formed in the
grooves 12. In each memory cell, a capacitor electrode is constituted not by a diffusion layer formed in the substrate unlike a conventional device but by an independent conductive layer (polycrystalline silicon layers) 32 or 32' buried in thegroove 12. Thecapacitor electrode 32 has a horizontal layer portion 32a andvertical layer portions 32b, 32c and 32d contiguously formed to vertically hang from three sides of the portion 32a in thegroove 12. Thus, thecapacitor electrode 32 covers an end portion of a rectangular cubic memory cell area defined on thesubstrate 10. Thiscapacitor electrode 32 has an inverted L-shaped section in Fig. 2 and an M-shaped section in Fig. 3. The three-dimensional structure of theelectrode 32 can be understood better with reference to the perspective view of Fig. 4. The portion 32a of theelectrode 32 is connected to asource region 20 of a corresponding MOSFET. It must be noted that adotted line 34 in Fig. 1 designates a contact area of theelectrode 32 and thesource 20. - A conductive plate layer (polycrystalline silicon layer) 36 extends above the
substrate 10 in a three-dimensional pattern configuration as shown in Fig. 4 to have a T-shaped section in the cell capacitor region. Fig. 2 clearly shows that a cell capacitor portion of thelayer 36 has a T-shaped section. Thelayer 36 and theelectrodes 32 and 32' are insulated by aninsulative layer 38 provided in thegroove 12. A vertical portion 36a of thelayer 36 extends substantially perpendicularly to the substrate surface along substantially a central portion of thegroove 12 having a rectangular section. The neighbouringelectrodes 32 and 32' with thegroove 12 therebetween oppose each other with the portion 36a sandwiched therebetween. The portion 32a of theelectrode 32 opposes ahorizontal layer portion 36b of thelayer 36. Thelayer 36 and the single electrode 32 (or 32') constitute a single cell capacitor. Therefore, the charge storage area of the cell capacitor is substantially the same as the surface area of theelectrode 32 having an inverted L-shaped section. - It should be noted that the
portions 32b, 32c and 32d of theelectrode 32 having the inverted L-shaped section in thegroove 12 are shorter than the portion 36a of the electrode 36 (as shown in Fig. 2 or Fig. 3). In other words, edges 40 (or 40') of theportions 32b, 32c and 32d of theelectrodes 32 and 32' are located at shallower positions in thegroove 12 compared with an edge 42 of the portion 36a of theelectrode 36 and are thus more spaced apart from the bottom 44 of thegroove 12 by a corresponding distance. - A
shallow semiconductive layer 46 is formed in the p- type substrate 10 to surround thegroove 12. Thelayer 46 has a p conductivity type which is opposite to the conductivity type of the source and drain regions and the same as that of thesubstrate 10. However, the concentration of the p type impurity of thelayer 46 is set to be higher than that of thesubstrate 10 so that thelayer 46 serves as an inversion preventive layer for preventing charge leakage between the capacitor and the substrate. For example, according to the first embodiment, the surface concentration of the p typeshallow layer 46 is set to about 1 x 1016 to 1 x 1017/cm3. End portions of thelayer 46 are connected withregions 20 and 20' of MOSFETs of neighbouring cells having the groove l2 therebetween. The junction between thelayer 46 and theregions 20 is clearly illustrated in Fig. 3. The bottom of thelayer 46 locally extends deeply to form aprojection layer 48. Thelayer 48 prevents leakage current between neighbouring cells having the groove l2 therebetween, thereby allowing further effective element isolation between the neighbouring cells. Leakage current tends to flow between the cells along the surface of thegroove 12 in thesubstrate 10. Therefore, leakage current flow can be prevented by thelayer 48. - In a dRAM according to a preferred embodiment of the present invention having the above-mentioned structure, the
grooves 12 are formed on the surface areas of thesubstrate 10. Thecapacitor 16 of each memory cell is formed in eachgroove 12. Theelectrode 32 vertically extends in thegroove 12 to increase the capacitor area. Thus, the effective area of each capacitor can be increased without increasing the size of the substrate. Then, the maximum charge storage amount of the cell capacitor can be increased without degrading the cell packing density of the dRAM, thereby improving the signal level of read/write data of the dRAM. - According to the present invention, each
cell capacitor 16 buried in thegroove 12 formed in the field area comprises first and secondconductive layers 40 and 42 which are made of polycrystalline silicon and stacked having an insulative layer sandwiched therebetween. Conventionally, charges are stored in a cell capacitor when the data is stored in the corresponding memory cell, thereby allowing formation of hole-electron pairs in the substrate due to the adverse effect of an α ray. However, according to the present invention, such an effect is reliably prevented, thereby providing a dRAM free from "soft-error", conventionally a critical problem. - Further, according to the present invention, charge leakage, not only between the cell capacitor and the substrate, but also between neighbouring cells with the
groove 12 therebetween can be effectively prevented, so that read/write reliabilty of the dRAM can be increased. Generally, a considerably intense electric field tends to occur between theedges 40 and 40' of theportions 32b, 32c and 32d of theelectrodes 32 and 32' and inner edges of thegroove 12. Should charge leakage occur, it is most likely to flow between theportions 32b, 32c and 32d of theelectrodes 32 and 32' and the inner edges of thegroove 12. However, according to the present invention, the lengths of the vertical layer portions of theelectrodes 32 and 32' having inverted L-shaped sections are set to be shorter than that of the portion 36a of thelayer 36 having a T-shaped section in thegroove 12. Therefore, theend portions 40 and 40' of the vertical layer portions of theelectrodes 32 and 32' are spaced apart from the inner edges of thegroove 12 by an adequate distance d, so that the breakdown voltage of the gate insulation film at the corner of thegroove 12 can be increased due to the distance d, thereby suppressing the charge leakage flow between theend portions 40 and 40' and the inner edges of thegroove 12. Furthermore, the vertical layer portion 36a of thelayer 36 extends downward from the vertical layer portions of theelectrodes 32 and 32a' so that leakage current flow between theelectrodes 40 and 40' can be prevented. This is because a leakage current tends to flow in thelayer 38 through the boundary region of itself and thesubstrate 10. - The inversion
preventive layer 46 is provided in thesubstrate 10 to surround thegroove 12 so that the current leakage preventive effect mentioned above can be enhanced. From another point of view, with the provision of thelayer 46, the maximum charge storage capacity of the cell capacitor can be increased without considering improvement of the current leakage preventive effect. More particularly, as mentioned above, the vertical layer portions of theelectrodes 32 and 32' must be spaced apart from the inner edges of thegroove 12 by an adequate distance d. However, since thelayer 46 is additionally provided to increase the current leakage preventive effect, the vertical layer portions of theelectrodes 32 and 32' can be increased in length, thereby increasing the capacitor area. - The manufacturing steps of the dRAM having the above-mentioned unique structure will now be described with reference to Figs. 5A to 5E. The same reference numerals as in Figs. 1 to 4 denote the same or similar portions.
- First, an
oxide film 100 is formed on a p- type (or p type)silicon substrate 10 and patterned to obtain a mask layer having a predetermined shape (for forming grooves). Patterning is preferably performed by anisotropic dry etching such as reactive ion etching (RIE), ion beam etching and sputter etching. Subsequently, thesubstrate 10 is etched by RIE using thefilm 100 as a mask to form a groove l2 in an element isolation region (field region) in thesubstrate 10 as shown in Fig. 5A. As a result, the memory cell region of thesubstrate 10 has a projecting section. An impurity such as boron is implanted in the recessed surface of thegroove 12 to form a p typeshallow layer 46 for inversion prevention. The concentration at the surface of thelayer 46 is set to about 1015 to 1017/cm3. - The
film 100 is removed with a liquid of
NH₄F
and so on and thereafter a thin oxide film is formed by thermal oxidation. Athick oxide film 102 is deposited only on the bottom 44 of thegroove 12 using the thin film as the mask. Thefilm 102 can be buried in accordance with a flattening technique by etch-back, or by any other burying technique. Then, the thin oxide films on the substrate surface and thegroove 12 are removed. Arsenic, e.g., is ion-implanted in end portions of cell regions by using a conventional masking technique to form n+ layers 20 and 20'. Thelayers 20 and 20' serve as source regions of MOSFETs of neighbouring cells with thegroove 12 therebetween. Thereafter, agate oxide layer 104 is formed by thermal oxidation on the groove surface including the side walls of thegroove 12. Contact holes 106 and 107 are formed in thelayer 104 as shown in Fig. 5B. A first polycrystalline silicon layer is deposited on the entire surface of thelayer 104 and the substrate surface and patterned to formcapacitor electrodes 32 and 32' connected to thesource regions 20 and 20' through theholes capacitor electrode 32 or 32' is spaced apart from the bottom portion of thegroove 12 by a distance (= d) corresponding to the thickness of thethick oxide film 102. - Each
capacitor electrode 32 extends downward to cover the end portion of the projecting cell formation region as shown in Fig. 5B. The distal end of eachcapacitor electrode 32 is spaced apart from thebottom portion 44 of the groove l2 by a distance (= d) corresponding to the thickness of thethick film 102. The capacitor electrode having the vertical layer portions as mentioned above can be patterned by utilizing a flattening resist method such as a so-called multi-layer resist method and an anisotropic etching method such as RIE. - Subsequently, as shown in Fig. 5C, the central portion of the
thick film 102 deposited on thebottom portion 44 of thegroove 12 is etched to form the throughhole 106. A masking layer for the etching is formed by a known technique on horizontal layer portions of theelectrodes 32 and 32'. Theelectrodes 32 and 32' themselves can be used as the masking layer. Then, as shown in Fig. 5C, a patternedphotoresist layer 108 is formed on portions of thesubstrate 10 and theelectrodes 32 and 32' by conventional photolithography. Using thelayer 108, arsenic ions are implanted in thesubstrate 10 to forma p type layer 46 projecting downward at the central portion thereof. Thelayer 46 is formed to reliably perform element isolation of neighbouring cells. - After the
pattern 108 is removed, agate oxide film 110 is formed by thermal oxidation to uniformly cover the inner surface of the throughhole 106 formed in thegroove 12 and patterned as shown in Fig. 5D. A second polycrystalline silicon layer is deposited on the patternedgate oxide film 110 and patterned to obtain aplate electrode 36 as a common electrode for all the memory capacitors described above, and agate layer 26 of the MOSFET. It must be noted that the lower portion of theelectrode 36 is located closer to thebottom portion 44 of thegroove 12 than those of theelectrodes 32 and 32'. Then, arsenic ions are implanted in thesubstrate 10 again to complete n+ type source and drainregions - An oxide film 112 is formed on the layer structure obtained in the step of Fig. 5D using the CVD method and patterned to form a
contact hole 114 at adrain region 24 of each MOSFET. An aluminum wiring layer (i.e., bit line) 30 is formed on the film 112 to commonly connect the drain regions of the MOSFETs of the memory cells arranged along the row direction. The dRAM of the present invention is easily manufactured in this manner without requiring any special manufacturing step. - Although the present invention has been shown and described with reference to particular embodiments, various changes and modifications which are obvious to a person skilled in the art to which the invention pertains are deemed to lie within the scope of the invention.
- For example, in place of an
SiO₂
film obtained by thermal oxidation, a gate oxide film can be a film obtained by oxidizing the surface of a multilayer of an oxide film and a nitride film, another oxide film or a nitride film. A high-melting metal such as Mo or a silicide thereof can be used as an electrode material.
Claims (8)
- A semiconductor memory device comprising a semiconductive substrate (10) on which memory cells are formed, wherein said substrate (10) has a given conductivity type and grooves (12) each of which has side walls and a bottom portion (44), and wherein each memory cell comprises a transistor (14) formed on said substrate (10) and a capacitor (16) buried in said groove (12), said capacitor (16) comprising
a first conductive layer (32,32') connected to a source region of said transistor (14) and having a layer portion (32b) extending in said groove (12) along a side wall of said groove (12), and
a second conductive layer (36) insulated from said first conductive layer (32,32') and buried in said groove (12) to oppose said first conductive layer (32,32') to allow said first conductive layer (32,32') to store charge carriers in response to a voltage applied between said first and second conductive layers (32,32'; 36), said second conductive layer (36) serving as a common electrode for all the memory capacitors formed on said substrate (10),
characterised in that said device further comprises
a semiconductive layer (46) of the given conductivity type formed in said substrate (10) to surround said groove (12), and
in that said second conductive layer (36) has a T-shaped cross-section in said groove (12), and comprises a layer component (36b) extending substantially parallel with the side wall of said groove (12) and deeper than said first conductive layer (32,32'). - The device according to claim 1, characterised in that said grooves (12) are formed in a field area of said substrate (10) to define memory cell areas having surface portions, and that said transistor (16) is formed on each of the surface area portions of said memory cells.
- The device according to claim 2, characterised in that said second conductive layer (36) serving as the common electrode extends at substantially a central portion of said groove (12) to be substantially perpendicular with respect to the substrate surface, and said first conductive layers (32,32') serving as the capacitor electrodes have layer portions (32b) which extend substantially perpendicularly with respect to the substrate surface and oppose each other with said second conductive layer (36) sandwiched therebetween.
- The device according to claim 3, characterized in that said first conductive layers (32, 32') serving as the capacitor electrodes of said neighbouring cells are formed to be shallower than said second conductive layer (36) serving as the common electrode.
- The device according to claim 1, characterized in that said semiconductive layer (46) comprises a semiconductive layer section (48) which is locally thick at the bottom portion (44) of said groove (12).
- The device according to claim 1, characterized in that said first and second conductive layers (32, 32'; 36) are constituted by polycrystalline silicon films insulatively stacked with each other.
- The device according to claim 1, characterized in that said grooves (12) are formed in the surface of said substrate (10) to have rectangular sections, and said first conductive layer (32, 32' ) is formed to have inverted L-shaped sections along an edge portion of the side wall of said groove (12).
- The device according to claim 1, further comprising an insulative layer (38, 102) formed to fill said groove (12) and electrically separate said first and second conductive layers (32, 32'; 36) from each other, said insulative layer (102) being deposited on the bottom portion (44) of said groove (12) to be thicker than an insulative layer portion (104) deposited on said side walls of said groove (12).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59178071A JPS6155957A (en) | 1984-08-27 | 1984-08-27 | Semiconductor memory device |
JP178071/84 | 1984-08-27 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0176254A2 EP0176254A2 (en) | 1986-04-02 |
EP0176254A3 EP0176254A3 (en) | 1986-12-30 |
EP0176254B1 true EP0176254B1 (en) | 1991-02-20 |
Family
ID=16042106
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP85306065A Expired - Lifetime EP0176254B1 (en) | 1984-08-27 | 1985-08-27 | Semiconductor memory device |
Country Status (5)
Country | Link |
---|---|
US (1) | US5012308A (en) |
EP (1) | EP0176254B1 (en) |
JP (1) | JPS6155957A (en) |
KR (1) | KR900000181B1 (en) |
DE (1) | DE3581773D1 (en) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE33261E (en) * | 1984-07-03 | 1990-07-10 | Texas Instruments, Incorporated | Trench capacitor for high density dynamic RAM |
US5208657A (en) * | 1984-08-31 | 1993-05-04 | Texas Instruments Incorporated | DRAM Cell with trench capacitor and vertical channel in substrate |
US5225697A (en) * | 1984-09-27 | 1993-07-06 | Texas Instruments, Incorporated | dRAM cell and method |
US4824793A (en) * | 1984-09-27 | 1989-04-25 | Texas Instruments Incorporated | Method of making DRAM cell with trench capacitor |
US5102817A (en) * | 1985-03-21 | 1992-04-07 | Texas Instruments Incorporated | Vertical DRAM cell and method |
JPS61274356A (en) * | 1985-05-29 | 1986-12-04 | Fujitsu Ltd | Semiconductor memory device |
US5164917A (en) * | 1985-06-26 | 1992-11-17 | Texas Instruments Incorporated | Vertical one-transistor DRAM with enhanced capacitance and process for fabricating |
US6028346A (en) * | 1986-04-25 | 2000-02-22 | Mitsubishi Denki Kabushiki Kaisha | Isolated trench semiconductor device |
US5182227A (en) * | 1986-04-25 | 1993-01-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
US4811067A (en) * | 1986-05-02 | 1989-03-07 | International Business Machines Corporation | High density vertically structured memory |
US4829017A (en) * | 1986-09-25 | 1989-05-09 | Texas Instruments Incorporated | Method for lubricating a high capacity dram cell |
US5250458A (en) * | 1987-02-25 | 1993-10-05 | Mitsubishi Denki Kabushiki Kaisha | Method for manufacturing semiconductor memory device having stacked memory capacitors |
JPS63229846A (en) * | 1987-03-19 | 1988-09-26 | Nec Corp | Manufacture of semiconductor device |
JPH0795568B2 (en) * | 1987-04-27 | 1995-10-11 | 日本電気株式会社 | Semiconductor memory device |
US5109259A (en) * | 1987-09-22 | 1992-04-28 | Texas Instruments Incorporated | Multiple DRAM cells in a trench |
US5225363A (en) * | 1988-06-28 | 1993-07-06 | Texas Instruments Incorporated | Trench capacitor DRAM cell and method of manufacture |
US5105245A (en) * | 1988-06-28 | 1992-04-14 | Texas Instruments Incorporated | Trench capacitor DRAM cell with diffused bit lines adjacent to a trench |
US4958206A (en) * | 1988-06-28 | 1990-09-18 | Texas Instruments Incorporated | Diffused bit line trench capacitor dram cell |
KR910007181B1 (en) * | 1988-09-22 | 1991-09-19 | 현대전자산업 주식회사 | Side-wall doped trench and stacked capacitor cell and method manufacturing thereof |
DE4042501C2 (en) * | 1989-05-22 | 1994-09-22 | Mitsubishi Electric Corp | Semiconductor signal memory related to capacitor charges |
US5185284A (en) * | 1989-05-22 | 1993-02-09 | Mitsubishi Denki Kabushiki Kaisha | Method of making a semiconductor memory device |
JPH0770618B2 (en) * | 1989-05-22 | 1995-07-31 | 三菱電機株式会社 | Semiconductor memory device and manufacturing method thereof |
US5701022A (en) * | 1989-05-22 | 1997-12-23 | Siemens Aktiengesellschaft | Semiconductor memory device with trench capacitor |
KR920004028B1 (en) * | 1989-11-20 | 1992-05-22 | 삼성전자 주식회사 | Semiconductor devices and its manufacturing method |
JPH0834243B2 (en) * | 1990-08-31 | 1996-03-29 | 富士通株式会社 | Method for manufacturing semiconductor device |
JP2795549B2 (en) * | 1991-03-13 | 1998-09-10 | シャープ株式会社 | Dynamic RAM and method of manufacturing the same |
US5229310A (en) * | 1991-05-03 | 1993-07-20 | Motorola, Inc. | Method for making a self-aligned vertical thin-film transistor in a semiconductor device |
DE4125199C2 (en) * | 1991-07-30 | 1994-04-28 | Siemens Ag | Compact semiconductor memory device, method for its production and memory matrix |
US5936271A (en) * | 1994-11-15 | 1999-08-10 | Siemens Aktiengesellschaft | Unit cell layout and transfer gate design for high density DRAMs having a trench capacitor with signal electrode composed of three differently doped polysilicon layers |
US5998821A (en) * | 1997-05-21 | 1999-12-07 | Kabushiki Kaisha Toshiba | Dynamic ram structure having a trench capacitor |
US5981332A (en) * | 1997-09-30 | 1999-11-09 | Siemens Aktiengesellschaft | Reduced parasitic leakage in semiconductor devices |
DE19813169A1 (en) * | 1998-03-25 | 1999-10-07 | Siemens Ag | Semiconductor memory with stripe-shaped cell plate |
US6271557B1 (en) * | 1999-10-05 | 2001-08-07 | Infineon Technologies Ag | Center node for deep trench capacitors |
DE10153315B4 (en) * | 2001-10-29 | 2004-05-19 | Infineon Technologies Ag | Semiconductor device |
JP2003309192A (en) * | 2002-04-17 | 2003-10-31 | Fujitsu Ltd | Nonvolatile semiconductor memory and method of manufacturing the same |
US6664161B2 (en) | 2002-05-01 | 2003-12-16 | International Business Machines Corporation | Method and structure for salicide trench capacitor plate electrode |
DE102004024552B3 (en) * | 2004-05-18 | 2005-12-08 | Infineon Technologies Ag | Memory cell arrangement with a double memory cell |
KR101812440B1 (en) * | 2015-04-17 | 2017-12-26 | 수 조우 오리엔탈 세미컨덕터 콤퍼니 리미티드 | Manufacturing method for split-gate power device |
TWI696285B (en) * | 2019-05-02 | 2020-06-11 | 力晶積成電子製造股份有限公司 | Memory structure |
US11495604B2 (en) * | 2020-07-30 | 2022-11-08 | Micron Technology, Inc. | Channel and body region formation for semiconductor devices |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS583260A (en) * | 1981-06-29 | 1983-01-10 | Fujitsu Ltd | Vertical type buried capacitor |
JPH0612804B2 (en) * | 1982-06-02 | 1994-02-16 | 株式会社東芝 | Semiconductor memory device |
JPH065713B2 (en) * | 1982-06-07 | 1994-01-19 | 日本電気株式会社 | Semiconductor integrated circuit device |
JPS5982761A (en) * | 1982-11-04 | 1984-05-12 | Hitachi Ltd | Semiconductor memory |
JPH0640573B2 (en) * | 1983-12-26 | 1994-05-25 | 株式会社日立製作所 | Semiconductor integrated circuit device |
JPS59141262A (en) * | 1983-02-02 | 1984-08-13 | Nec Corp | Semiconductor memory cell |
DE3565339D1 (en) * | 1984-04-19 | 1988-11-03 | Nippon Telegraph & Telephone | Semiconductor memory device and method of manufacturing the same |
-
1984
- 1984-08-27 JP JP59178071A patent/JPS6155957A/en active Pending
-
1985
- 1985-03-30 KR KR1019850002154A patent/KR900000181B1/en not_active IP Right Cessation
- 1985-08-27 EP EP85306065A patent/EP0176254B1/en not_active Expired - Lifetime
- 1985-08-27 DE DE8585306065T patent/DE3581773D1/en not_active Expired - Lifetime
-
1988
- 1988-07-11 US US07/220,369 patent/US5012308A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR900000181B1 (en) | 1990-01-23 |
KR860002145A (en) | 1986-03-26 |
DE3581773D1 (en) | 1991-03-28 |
EP0176254A3 (en) | 1986-12-30 |
EP0176254A2 (en) | 1986-04-02 |
US5012308A (en) | 1991-04-30 |
JPS6155957A (en) | 1986-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0176254B1 (en) | Semiconductor memory device | |
US5504028A (en) | Method of forming a dynamic random memory device | |
EP0149799B1 (en) | Semiconductor memory device | |
US4801988A (en) | Semiconductor trench capacitor cell with merged isolation and node trench construction | |
KR100417480B1 (en) | DRAM (DRAM) cell and manufacturing method thereof | |
US4951175A (en) | Semiconductor memory device with stacked capacitor structure and the manufacturing method thereof | |
EP0241948B1 (en) | Semiconductor memory and method for fabricating the same | |
US5821591A (en) | High density read only memory cell configuration and method for its production | |
US5398205A (en) | Semiconductor memory device having trench in which word line is buried | |
JPH0793365B2 (en) | Semiconductor memory device and manufacturing method thereof | |
US5428236A (en) | Semiconductor memory device having trenched capicitor | |
EP0220109B1 (en) | Improved trench capacitor and dram memory cell | |
US4833647A (en) | Semiconductor memory device having high capacitance and improved radiation immunity | |
EP0177066A2 (en) | Semiconductor memory device with information storage vertical trench capacitor and method of manufacturing the same | |
US5216267A (en) | Stacked capacitor dynamic random access memory with a sloped lower electrode | |
EP0098165B1 (en) | Semiconductor memory device | |
KR0140044B1 (en) | Semiconductor memory device having improved isolation structure among memory cells | |
US5010379A (en) | Semiconductor memory device with two storage nodes | |
US5208470A (en) | Semiconductor memory device with a stacked capacitor | |
JPH0673368B2 (en) | Semiconductor memory device and manufacturing method thereof | |
US5183772A (en) | Manufacturing method for a DRAM cell | |
EP0159824A2 (en) | Semiconductor device with recessed capacitor | |
KR19990006541A (en) | DRAM cell device with dynamic gain memory cell and method of manufacturing the same | |
JP2519216B2 (en) | Semiconductor memory device | |
IE80400B1 (en) | Compact semiconductor storage arrangement and method for its production |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19850909 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB IT |
|
17Q | First examination report despatched |
Effective date: 19890706 |
|
ITF | It: translation for a ep patent filed |
Owner name: ING. C. GREGORJ S.P.A. |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19910220 |
|
REF | Corresponds to: |
Ref document number: 3581773 Country of ref document: DE Date of ref document: 19910328 |
|
EN | Fr: translation not filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19910827 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
GBPC | Gb: european patent ceased through non-payment of renewal fee | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19970905 Year of fee payment: 13 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19990601 |