EA200100329A1 - Некруговые соединительные отверстия для печатных плат - Google Patents

Некруговые соединительные отверстия для печатных плат

Info

Publication number
EA200100329A1
EA200100329A1 EA200100329A EA200100329A EA200100329A1 EA 200100329 A1 EA200100329 A1 EA 200100329A1 EA 200100329 A EA200100329 A EA 200100329A EA 200100329 A EA200100329 A EA 200100329A EA 200100329 A1 EA200100329 A1 EA 200100329A1
Authority
EA
Eurasian Patent Office
Prior art keywords
pcb
circuit connecting
connecting openings
created
obtaining
Prior art date
Application number
EA200100329A
Other languages
English (en)
Other versions
EA003157B1 (ru
Inventor
Мартин А. Коттон
Original Assignee
Виэсистемз Груп, Инк.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Виэсистемз Груп, Инк. filed Critical Виэсистемз Груп, Инк.
Publication of EA200100329A1 publication Critical patent/EA200100329A1/ru
Publication of EA003157B1 publication Critical patent/EA003157B1/ru

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0219Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
    • H05K1/0221Coaxially shielded signal lines comprising a continuous shielding layer partially or wholly surrounding the signal lines
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09036Recesses or grooves in insulating substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/0929Conductive planes
    • H05K2201/09354Ground conductor along edge of main surface
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09509Blind vias, i.e. vias having one side closed
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09854Hole or via having special cross-section, e.g. elliptical
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09981Metallised walls
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • H05K3/0026Etching of the substrate by chemical or physical means by laser ablation
    • H05K3/0032Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
    • H05K3/0035Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • H05K3/0041Etching of the substrate by chemical or physical means by plasma etching
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Structure Of Printed Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Laminated Bodies (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Multi-Conductor Connections (AREA)

Abstract

Созданы некруговые микроотверстия (102) для печатных плат и способ их получения.Международная заявка была опубликована вместе с отчетом о международном поиске.
EA200100329A 1998-09-10 1999-09-07 Некруговые соединительные отверстия для печатных плат EA003157B1 (ru)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US9973098P 1998-09-10 1998-09-10
PCT/US1999/020418 WO2000016443A1 (en) 1998-09-10 1999-09-07 Non-circular micro-via

Publications (2)

Publication Number Publication Date
EA200100329A1 true EA200100329A1 (ru) 2001-10-22
EA003157B1 EA003157B1 (ru) 2003-02-27

Family

ID=22276347

Family Applications (1)

Application Number Title Priority Date Filing Date
EA200100329A EA003157B1 (ru) 1998-09-10 1999-09-07 Некруговые соединительные отверстия для печатных плат

Country Status (16)

Country Link
EP (1) EP1127387B1 (ru)
JP (1) JP2002525854A (ru)
KR (3) KR20010086372A (ru)
CN (1) CN1133240C (ru)
AU (2) AU5812099A (ru)
BR (1) BR9913588A (ru)
CA (1) CA2343445A1 (ru)
DE (1) DE69934814T2 (ru)
EA (1) EA003157B1 (ru)
ES (1) ES2281188T3 (ru)
HK (1) HK1042780A1 (ru)
IL (1) IL141826A0 (ru)
NO (1) NO20011219L (ru)
PL (1) PL346561A1 (ru)
TR (1) TR200100713T2 (ru)
WO (2) WO2000016443A1 (ru)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10052532C2 (de) * 2000-10-23 2002-11-14 Conducta Endress & Hauser Leiterplatte mit einer Eingangsschaltung zur Aufnahme und Verarbeitung eines elektrischen Signals sowie Verwendung der Leiterplatte
KR20030053466A (ko) * 2001-01-24 2003-06-28 코닌클리케 필립스 일렉트로닉스 엔.브이. 기판 위에 트랙을 제조하는 방법
DE10219388A1 (de) 2002-04-30 2003-11-20 Siemens Ag Verfahren zur Erzeugung einer Grabenstruktur in einem Polymer-Substrat
WO2007052396A1 (ja) * 2005-10-31 2007-05-10 Sharp Kabushiki Kaisha 多層配線基板及び多層配線基板の製造方法
JP2009033114A (ja) * 2007-06-29 2009-02-12 Tdk Corp 電子モジュール、及び電子モジュールの製造方法
DE102009019782A1 (de) 2009-05-02 2010-11-04 Valeo Schalter Und Sensoren Gmbh Verfahren zur Herstellung von durchkontaktierbaren Leiterplatten
JP2011061021A (ja) * 2009-09-10 2011-03-24 Kyokutoku Kagi Kofun Yugenkoshi 非円柱ビア構造及びこのビア構造を有する伝熱促進基板
US8488329B2 (en) 2010-05-10 2013-07-16 International Business Machines Corporation Power and ground vias for power distribution systems
US8748750B2 (en) 2011-07-08 2014-06-10 Honeywell International Inc. Printed board assembly interface structures
WO2014108744A1 (en) * 2013-01-09 2014-07-17 Freescale Semiconductor, Inc. Electronic high frequency device and manufacturing method
KR102128508B1 (ko) * 2013-10-08 2020-06-30 엘지이노텍 주식회사 인쇄회로기판
KR101507268B1 (ko) * 2014-01-10 2015-03-30 (주)인터플렉스 연성회로기판의 그라운드 확장 구조
US20170064821A1 (en) * 2015-08-31 2017-03-02 Kristof Darmawikarta Electronic package and method forming an electrical package
US10516207B2 (en) 2017-05-17 2019-12-24 Nxp B.V. High frequency system, communication link
FR3077158B1 (fr) * 2018-01-25 2021-02-26 Commissariat Energie Atomique Puce electronique a face arriere protegee par une structure de fragilisation amelioree
ES2884900T3 (es) * 2018-06-13 2021-12-13 Airbus Operations Slu Procedimiento para instalar cables impresos en sistemas colectores de cables para aeronaves, y elemento compuesto con un sistema colector de cables integrado
US11652039B2 (en) 2019-03-12 2023-05-16 Absolics Inc. Packaging substrate with core layer and cavity structure and semiconductor device comprising the same
JP7254930B2 (ja) 2019-03-12 2023-04-10 アブソリックス インコーポレイテッド パッケージング基板及びこれを含む半導体装置
WO2020185020A1 (ko) 2019-03-12 2020-09-17 에스케이씨 주식회사 유리를 포함하는 기판의 적재 카세트 및 이를 적용한 기판의 적재방법
JP7087205B2 (ja) 2019-03-29 2022-06-20 アブソリックス インコーポレイテッド 半導体用パッケージングガラス基板、半導体用パッケージング基板及び半導体装置
EP3905323A4 (en) 2019-08-23 2022-10-19 Absolics Inc. PACKAGING SUBSTRATE AND SEMICONDUCTOR DEVICE WITH IT
KR20220003342A (ko) 2020-07-01 2022-01-10 삼성전기주식회사 전자 소자 패키지 및 이의 제조방법

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA939831A (en) * 1969-03-27 1974-01-08 Frederick W. Schneble (Jr.) Plated through hole printed circuit boards
US5347086A (en) * 1992-03-24 1994-09-13 Microelectronics And Computer Technology Corporation Coaxial die and substrate bumps
US5304743A (en) * 1992-05-12 1994-04-19 Lsi Logic Corporation Multilayer IC semiconductor package
JP3241139B2 (ja) * 1993-02-04 2001-12-25 三菱電機株式会社 フィルムキャリア信号伝送線路
US5401912A (en) * 1993-06-07 1995-03-28 St Microwave Corp., Arizona Operations Microwave surface mount package
US5359767A (en) * 1993-08-26 1994-11-01 International Business Machines Corporation Method of making multilayered circuit board
JPH07235775A (ja) * 1994-02-21 1995-09-05 Mitsubishi Electric Corp 多層プリント配線基板
US5773195A (en) * 1994-12-01 1998-06-30 International Business Machines Corporation Cap providing flat surface for DCA and solder ball attach and for sealing plated through holes, multi-layer electronic structures including the cap, and a process of forming the cap and for forming multi-layer electronic structures including the cap
EP0916237B1 (de) * 1996-07-31 2001-01-17 Dyconex Patente Verfahren zur herstellung von verbindungsleitern
US5724727A (en) * 1996-08-12 1998-03-10 Motorola, Inc. Method of forming electronic component

Also Published As

Publication number Publication date
AU5820999A (en) 2000-03-27
HK1042780A1 (en) 2002-08-23
KR20030074545A (ko) 2003-09-19
EP1127387A1 (en) 2001-08-29
ES2281188T3 (es) 2007-09-16
NO20011219L (no) 2001-05-04
CN1133240C (zh) 2003-12-31
IL141826A0 (en) 2002-03-10
NO20011219D0 (no) 2001-03-09
DE69934814D1 (de) 2007-02-22
AU5812099A (en) 2000-04-03
JP2002525854A (ja) 2002-08-13
BR9913588A (pt) 2001-06-05
WO2000016443A1 (en) 2000-03-23
EP1127387A4 (en) 2004-05-26
KR100455021B1 (ko) 2004-11-06
DE69934814T2 (de) 2007-10-11
TR200100713T2 (tr) 2001-10-22
PL346561A1 (en) 2002-02-11
KR20010086372A (ko) 2001-09-10
EA003157B1 (ru) 2003-02-27
WO2000014771A2 (en) 2000-03-16
CA2343445A1 (en) 2000-03-23
EP1127387B1 (en) 2007-01-10
KR20030074544A (ko) 2003-09-19
CN1317163A (zh) 2001-10-10

Similar Documents

Publication Publication Date Title
EA200100329A1 (ru) Некруговые соединительные отверстия для печатных плат
DE69103652D1 (de) Verbinderanordnung für gedruckte Leiterplatten.
SG69994A1 (en) An entry board for drilling small holes a method of making the same and a method for drilling small holes through a printed circuit board by using said entry board
DE69400677D1 (de) Verbinderanordnung für gedruckte Leiterplatte
DE69808561D1 (de) Verbinderanordnung für gedruckte Leiterplatten
DE59300832D1 (de) Verfahren zur Durchkontaktierung von zweilagigen Leiterplatten und Multilayern.
DE59202991D1 (de) Vorrichtung zum Bestücken von Leiterplatten.
DE68908687D1 (de) Gedruckte Schaltungsplatte.
DE69925880D1 (de) Verbindungsverfahren für Leiterplatte
DE69019030D1 (de) Gedruckte Leiterplatte.
DE59812171D1 (de) Anordnung zur Kontaktierung von Leiterplatten
DE69020204D1 (de) Mehrschichtige gedruckte Leiterplatte.
DE69011958D1 (de) Verbindungszusammenbau für gedruckte Schaltungskarten.
DE69023972D1 (de) Randverbinder für gedruckte Leiterplatten.
DE68906160D1 (de) Gedruckte schaltungsplatte.
DE59903492D1 (de) Vorrichtung zum bestücken von schaltungsträgern
DE59202101D1 (de) Vorrichtung zum Bestücken von Leiterplatten.
DE59506965D1 (de) Gehäuse zur Aufnahme von bestückten Leiterplatten
FR2705501B1 (fr) Connecteur de raccordement entre cartes de circuit imprimé.
KR940020979U (ko) 인쇄회로기판용 전구 소켓
ITTO990288A1 (it) Insieme di scheda a circuito stampato con componenti di potenza e diradiatore per la scheda.
KR980006046U (ko) 인쇄회로기판 절단장치
DE59802957D1 (de) Flachbaugruppe und verfahren zum nachträglichen aufbringen von zusatzbauelementen auf eine leiterplatte
ATE212176T1 (de) Einrichtung zum abstützen einer schaltungsplatine
KR960009581U (ko) 검사용 인쇄회로 기판

Legal Events

Date Code Title Description
MM4A Lapse of a eurasian patent due to non-payment of renewal fees within the time limit in the following designated state(s)

Designated state(s): BY KZ MD

NF4A Restoration of lapsed right to a eurasian patent

Designated state(s): BY KZ MD