DE69922835D1 - Ausgleich von übertragungsverzögerungen für einen speicherkanal in einem speichersubsystem - Google Patents

Ausgleich von übertragungsverzögerungen für einen speicherkanal in einem speichersubsystem

Info

Publication number
DE69922835D1
DE69922835D1 DE69922835T DE69922835T DE69922835D1 DE 69922835 D1 DE69922835 D1 DE 69922835D1 DE 69922835 T DE69922835 T DE 69922835T DE 69922835 T DE69922835 T DE 69922835T DE 69922835 D1 DE69922835 D1 DE 69922835D1
Authority
DE
Germany
Prior art keywords
compensation
storage system
memory channel
transfer delays
delays
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69922835T
Other languages
English (en)
Other versions
DE69922835T2 (de
Inventor
A Stevens
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE69922835D1 publication Critical patent/DE69922835D1/de
Application granted granted Critical
Publication of DE69922835T2 publication Critical patent/DE69922835T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/842—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by introducing a delay in a signal path
DE69922835T 1998-11-03 1999-10-22 Ausgleich von übertragungsverzögerungen für einen speicherkanal in einem speichersubsystem Expired - Lifetime DE69922835T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US186042 1998-11-03
US09/186,042 US6173345B1 (en) 1998-11-03 1998-11-03 Method and apparatus for levelizing transfer delays for a channel of devices such as memory devices in a memory subsystem
PCT/US1999/024753 WO2000026789A1 (en) 1998-11-03 1999-10-22 Levelizing transfer delays for a channel of memory devices in a memory subsystem

Publications (2)

Publication Number Publication Date
DE69922835D1 true DE69922835D1 (de) 2005-01-27
DE69922835T2 DE69922835T2 (de) 2005-12-15

Family

ID=22683418

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69922835T Expired - Lifetime DE69922835T2 (de) 1998-11-03 1999-10-22 Ausgleich von übertragungsverzögerungen für einen speicherkanal in einem speichersubsystem

Country Status (9)

Country Link
US (1) US6173345B1 (de)
EP (1) EP1131718B1 (de)
CN (1) CN1165845C (de)
AU (1) AU1221200A (de)
BR (1) BR9915826B1 (de)
DE (1) DE69922835T2 (de)
HK (1) HK1036854A1 (de)
TW (1) TW538341B (de)
WO (1) WO2000026789A1 (de)

Families Citing this family (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6285962B1 (en) 1998-08-26 2001-09-04 Tanisys Technology, Inc. Method and system for testing rambus memory modules
US6438670B1 (en) * 1998-10-02 2002-08-20 International Business Machines Corporation Memory controller with programmable delay counter for tuning performance based on timing parameter of controlled memory storage device
US6519716B1 (en) 1999-09-22 2003-02-11 International Business Machines Corporation Electronic device initialization with dynamic selection of access time for non-volatile memory
US6886105B2 (en) * 2000-02-14 2005-04-26 Intel Corporation Method and apparatus for resuming memory operations from a low latency wake-up low power state
US6615307B1 (en) * 2000-05-10 2003-09-02 Micron Technology, Inc. Flash with consistent latency for read operations
US7517975B2 (en) * 2000-09-26 2009-04-14 Pioneer Hi-Bred International, Inc. Nucleotide sequences mediating male fertility and method of using same
US7158592B2 (en) * 2000-10-31 2007-01-02 Agere Systems, Inc. Method and apparatus for synchronizing data transfer
US9773250B2 (en) * 2000-12-20 2017-09-26 International Business Machines Corporation Product role analysis
US7062447B1 (en) 2000-12-20 2006-06-13 Demandtec, Inc. Imputed variable generator
US9785953B2 (en) * 2000-12-20 2017-10-10 International Business Machines Corporation System and method for generating demand groups
US7899691B1 (en) 2000-12-20 2011-03-01 Demandtec, Inc. Econometric engine
US7657470B1 (en) 2000-12-20 2010-02-02 Demandtec, Inc. Financial model engine
US7302410B1 (en) 2000-12-22 2007-11-27 Demandtec, Inc. Econometric optimization engine
US7523047B1 (en) 2000-12-20 2009-04-21 Demandtec, Inc. Price optimization system
US10496938B2 (en) 2000-12-20 2019-12-03 Acoustic, L.P. Generating product decisions
US7877286B1 (en) 2000-12-20 2011-01-25 Demandtec, Inc. Subset optimization system
US7660734B1 (en) 2000-12-20 2010-02-09 Demandtec, Inc. System for creating optimized promotion event calendar
US20100010870A1 (en) * 2000-12-20 2010-01-14 Karl Millar System and Method for Tuning Demand Coefficients
US10204349B2 (en) 2000-12-20 2019-02-12 International Business Machines Corporation Analyzing customer segments
US9165270B2 (en) * 2000-12-20 2015-10-20 International Business Machines Corporation Predicting likelihood of customer attrition and retention measures
US7617119B1 (en) 2000-12-20 2009-11-10 Demandtec, Inc. Price optimization with rule relaxation
US8010404B1 (en) 2000-12-22 2011-08-30 Demandtec, Inc. Systems and methods for price and promotion response analysis
US6553352B2 (en) * 2001-05-04 2003-04-22 Demand Tec Inc. Interface for merchandise price optimization
US7092896B2 (en) * 2001-05-04 2006-08-15 Demandtec, Inc. Interface for merchandise promotion optimization
US20040210541A1 (en) * 2001-05-04 2004-10-21 Jeremy Epstien User interface for a rules engine and methods therefor
US7130811B1 (en) 2001-05-05 2006-10-31 Demandtec, Inc. Apparatus for merchandise promotion optimization
US6785793B2 (en) * 2001-09-27 2004-08-31 Intel Corporation Method and apparatus for memory access scheduling to reduce memory access latency
US20030084315A1 (en) * 2001-10-30 2003-05-01 Krawetz Neal A. System and method for controlled access
US7249032B1 (en) 2001-11-30 2007-07-24 Demandtec Inc. Selective merchandise price optimization mechanism
US7249033B1 (en) 2001-11-30 2007-07-24 Demandtec Inc. Apparatus and method for selective merchandise price optimization
EP1459152A4 (de) * 2001-11-30 2006-02-08 Demandtec Inc Regellockerungs- und teilmengenoptimierungssystem
US7386519B1 (en) * 2001-11-30 2008-06-10 Demandtec, Inc. Intelligent clustering system
US7809581B1 (en) * 2001-11-30 2010-10-05 Demandtec, Inc. Rule relaxation and subset optimization system
US7133882B1 (en) 2002-08-05 2006-11-07 Demandtec, Inc. Method and apparatus for creating and using a master catalog
US6851604B2 (en) * 2002-10-02 2005-02-08 Demand Tec Inc. Method and apparatus for providing price updates
US7270973B2 (en) * 2003-12-23 2007-09-18 The United States Of America As Represented By The Secretary Of The Navy Catalytic enzyme-modified textiles for active protection from toxins
US7400670B2 (en) 2004-01-28 2008-07-15 Rambus, Inc. Periodic calibration for communication channels by drift tracking
US7158536B2 (en) * 2004-01-28 2007-01-02 Rambus Inc. Adaptive-allocation of I/O bandwidth using a configurable interconnect topology
US7095789B2 (en) * 2004-01-28 2006-08-22 Rambus, Inc. Communication channel calibration for drift conditions
US8422568B2 (en) 2004-01-28 2013-04-16 Rambus Inc. Communication channel calibration for drift conditions
US6961862B2 (en) * 2004-03-17 2005-11-01 Rambus, Inc. Drift tracking feedback for communication channels
US7177205B2 (en) * 2004-04-27 2007-02-13 Intel Corporation Distributed loop components
US7978754B2 (en) * 2004-05-28 2011-07-12 Rambus Inc. Communication channel calibration with nonvolatile parameter store for recovery
US7516029B2 (en) 2004-06-09 2009-04-07 Rambus, Inc. Communication channel calibration using feedback
US7535958B2 (en) * 2004-06-14 2009-05-19 Rambus, Inc. Hybrid wired and wireless chip-to-chip communications
US7669027B2 (en) 2004-08-19 2010-02-23 Micron Technology, Inc. Memory command delay balancing in a daisy-chained memory topology
US7489739B2 (en) * 2004-09-17 2009-02-10 Rambus, Inc. Method and apparatus for data recovery
US9858579B1 (en) 2006-02-28 2018-01-02 International Business Machines Corporation Plan tuning engine
US9785951B1 (en) 2006-02-28 2017-10-10 International Business Machines Corporation Scalable tuning engine
US7660942B2 (en) * 2006-07-26 2010-02-09 International Business Machines Corporation Daisy chainable self timed memory chip
US7546410B2 (en) * 2006-07-26 2009-06-09 International Business Machines Corporation Self timed memory chip having an apportionable data bus
US7660940B2 (en) * 2006-07-26 2010-02-09 International Business Machines Corporation Carrier having daisy chain of self timed memory chips
US7545664B2 (en) * 2006-07-26 2009-06-09 International Business Machines Corporation Memory system having self timed daisy chained memory chips
US7577811B2 (en) * 2006-07-26 2009-08-18 International Business Machines Corporation Memory controller for daisy chained self timed memory chips
JP2011081732A (ja) * 2009-10-09 2011-04-21 Elpida Memory Inc 半導体装置及びその調整方法並びにデータ処理システム
CN101740138B (zh) * 2009-12-02 2013-12-11 中兴通讯股份有限公司 一种测试存储器访问时延的方法及***
JP6459820B2 (ja) * 2015-07-23 2019-01-30 富士通株式会社 記憶制御装置、情報処理装置、および制御方法
US10243276B2 (en) 2015-10-12 2019-03-26 The Boeing Company Phased array antenna system including a modular control and monitoring architecture
EP3244325B1 (de) * 2016-05-10 2021-07-07 dSPACE digital signal processing and control engineering GmbH Verfahren zur zeitlich synchronisierten ausgabe und/oder zeitlich synchronisierten verarbeitung von signalen
US10411719B1 (en) * 2018-06-05 2019-09-10 Western Digital Technologies, Inc. Direct measurement delay calibration method and apparatus

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE756420A (fr) * 1969-11-10 1971-03-01 Ibm Dispositif de transfert d'enregistrements
US4263651A (en) * 1979-05-21 1981-04-21 International Business Machines Corporation Method for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocks
US5081575A (en) * 1987-11-06 1992-01-14 Oryx Corporation Highly parallel computer architecture employing crossbar switch with selectable pipeline delay
JPH0713905A (ja) * 1993-06-23 1995-01-17 Hitachi Ltd 記憶装置システム及びその制御方法
KR960013858B1 (ko) * 1994-02-03 1996-10-10 현대전자산업 주식회사 데이타 출력버퍼 제어회로
US5623638A (en) * 1994-11-22 1997-04-22 Advanced Micro Devices, Inc. Memory control unit with programmable edge generator to minimize delay periods for critical DRAM timing parameters
US5892981A (en) * 1996-10-10 1999-04-06 Hewlett-Packard Company Memory system and device

Also Published As

Publication number Publication date
CN1332869A (zh) 2002-01-23
CN1165845C (zh) 2004-09-08
HK1036854A1 (en) 2002-01-18
BR9915826B1 (pt) 2012-02-07
US6173345B1 (en) 2001-01-09
AU1221200A (en) 2000-05-22
WO2000026789A1 (en) 2000-05-11
EP1131718A1 (de) 2001-09-12
EP1131718B1 (de) 2004-12-22
TW538341B (en) 2003-06-21
DE69922835T2 (de) 2005-12-15
BR9915826A (pt) 2001-08-14
EP1131718A4 (de) 2003-08-06

Similar Documents

Publication Publication Date Title
DE69922835D1 (de) Ausgleich von übertragungsverzögerungen für einen speicherkanal in einem speichersubsystem
DE69929943D1 (de) Ein Leseverstärker für Speicherzellen
DE19882933T1 (de) Flash-Speicher-Unterteilung für Lese-während-Schreiboperationen
DE19581809T1 (de) N-Seitige polygonale Zellenanordnung für einen Mehrfachzellentransistor
DE69635638D1 (de) Pufferspeicher für Texturdaten
DE69807221D1 (de) Bedingtes zugangssystem für set top boxen
GB2283596B (en) Multiprocessor data memory sharing
DE69829011D1 (de) Referenz zelle für ferroelektrischen 1T/1C-Speicher
DE19882586T1 (de) Gleitstück für Datenspeichersystem
DE69620934T2 (de) Schreibschaltung für einen synchronen RAM Speicher
DE69835896D1 (de) Leseverstärker für flash-speicher
DE69517060D1 (de) Spannungsreduzierung für nichtflüchtige Speicherzelle
DE69432587D1 (de) Verzögerungsleitungsseparator für datenbus
DE69626441T2 (de) Speicherentwurf für IC-Anschlüsse
DE69731822D1 (de) Datenpuffersystem für mehrere datenspeicheranordnungen
NO990229L (no) Halvleder-lager for sikker datalagring
DE69531141D1 (de) Einseitige Zweitorspeicherzelle
DE69425367T2 (de) Leseschaltkreis für Speichermatrixzelle
DE69841838D1 (de) Bitleitungsanordnung für DRAM
DE59913423D1 (de) Speicherzellenanordnung
DE69627152D1 (de) Leseschaltung für Halbleiter-Speicherzellen
DE69524200D1 (de) Leseverstärker für nicht-flüchtigen halbleiterspeicher
DE69609443T2 (de) Variierbare Kapazitätspeicher für längliche Objekte
DE69713788D1 (de) Behälter für flaches datenspeichermedium
DE69226223D1 (de) Kontaktausrichtung für Festwertspeicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: HEYER, V., DIPL.-PHYS. DR.RER.NAT., PAT.-ANW., 806