DE69831775D1 - Verarbeitungsvorrichtung für zerteilte Schreibdaten in Speichersteuerungseinheiten - Google Patents

Verarbeitungsvorrichtung für zerteilte Schreibdaten in Speichersteuerungseinheiten

Info

Publication number
DE69831775D1
DE69831775D1 DE69831775T DE69831775T DE69831775D1 DE 69831775 D1 DE69831775 D1 DE 69831775D1 DE 69831775 T DE69831775 T DE 69831775T DE 69831775 T DE69831775 T DE 69831775T DE 69831775 D1 DE69831775 D1 DE 69831775D1
Authority
DE
Germany
Prior art keywords
processing device
write data
control units
memory control
split write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69831775T
Other languages
English (en)
Other versions
DE69831775T2 (de
Inventor
Thomas P Webber
Ketan P Joshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of DE69831775D1 publication Critical patent/DE69831775D1/de
Application granted granted Critical
Publication of DE69831775T2 publication Critical patent/DE69831775T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1673—Details of memory controller using buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Advance Control (AREA)
  • Memory System (AREA)
DE69831775T 1997-06-30 1998-06-29 Verarbeitungsvorrichtung für zerteilte Schreibdaten in Speichersteuerungseinheiten Expired - Fee Related DE69831775T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US884844 1986-07-11
US08/884,844 US6061772A (en) 1997-06-30 1997-06-30 Split write data processing mechanism for memory controllers utilizing inactive periods during write data processing for other transactions

Publications (2)

Publication Number Publication Date
DE69831775D1 true DE69831775D1 (de) 2005-11-10
DE69831775T2 DE69831775T2 (de) 2006-07-13

Family

ID=25385546

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69831775T Expired - Fee Related DE69831775T2 (de) 1997-06-30 1998-06-29 Verarbeitungsvorrichtung für zerteilte Schreibdaten in Speichersteuerungseinheiten

Country Status (3)

Country Link
US (2) US6061772A (de)
EP (1) EP0889412B1 (de)
DE (1) DE69831775T2 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6014759A (en) * 1997-06-13 2000-01-11 Micron Technology, Inc. Method and apparatus for transferring test data from a memory array
US6044429A (en) 1997-07-10 2000-03-28 Micron Technology, Inc. Method and apparatus for collision-free data transfers in a memory device with selectable data or address paths
US6243829B1 (en) * 1998-05-27 2001-06-05 Hewlett-Packard Company Memory controller supporting redundant synchronous memories
US6463524B1 (en) * 1999-08-26 2002-10-08 International Business Machines Corporation Superscalar processor and method for incrementally issuing store instructions
US6363466B1 (en) * 1999-09-13 2002-03-26 Vlsi Technology, Inc. Interface and process for handling out-of-order data transactions and synchronizing events in a split-bus system
US6609190B1 (en) * 2000-01-06 2003-08-19 International Business Machines Corporation Microprocessor with primary and secondary issue queue
US7249192B1 (en) * 2000-03-09 2007-07-24 Hewlett-Packard Development Company, L.P. Protocol for insuring exactly once semantics of transactions across an unordered, unreliable network
KR20020097241A (ko) * 2000-05-04 2002-12-31 에이브이아이 바이오파마 인코포레이티드 스플라이스-영역 안티센스 조성물 및 방법
JP2005332145A (ja) * 2004-05-19 2005-12-02 Nec Electronics Corp データ転送制御回路及びデータ転送方法
US9436474B2 (en) * 2012-07-27 2016-09-06 Microsoft Technology Licensing, Llc Lock free streaming of executable code data
GB2529217A (en) 2014-08-14 2016-02-17 Advanced Risc Mach Ltd Transmission control checking for interconnect circuitry
US9436450B2 (en) * 2014-09-01 2016-09-06 Freescale Semiconductor, Inc. Method and apparatus for optimising computer program code
US10599340B1 (en) * 2017-07-13 2020-03-24 EMC IP Holding LLC Policy driven IO scheduler to improve read IO performance in hybrid storage systems
US10509739B1 (en) 2017-07-13 2019-12-17 EMC IP Holding Company LLC Optimized read IO for mix read/write scenario by chunking write IOs
US10592123B1 (en) 2017-07-13 2020-03-17 EMC IP Holding Company LLC Policy driven IO scheduler to improve write IO performance in hybrid storage systems
US10719245B1 (en) * 2017-07-13 2020-07-21 EMC IP Holding Company LLC Transactional IO scheduler for storage systems with multiple storage devices

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5455924A (en) * 1993-02-09 1995-10-03 Intel Corporation Apparatus and method for partial execution blocking of instructions following a data cache miss
US5615402A (en) * 1993-10-18 1997-03-25 Cyrix Corporation Unified write buffer having information identifying whether the address belongs to a first write operand or a second write operand having an extra wide latch
US5740398A (en) * 1993-10-18 1998-04-14 Cyrix Corporation Program order sequencing of data in a microprocessor with write buffer
US5584009A (en) * 1993-10-18 1996-12-10 Cyrix Corporation System and method of retiring store data from a write buffer
US5535345A (en) * 1994-05-12 1996-07-09 Intel Corporation Method and apparatus for sequencing misaligned external bus transactions in which the order of completion of corresponding split transaction requests is guaranteed
US5841598A (en) * 1994-10-28 1998-11-24 Olympus Optical Co., Ltd. Information recording/reproducing apparatus and data processing method
US5625778A (en) * 1995-05-03 1997-04-29 Apple Computer, Inc. Method and apparatus for presenting an access request from a computer system bus to a system resource with reduced latency
US5732244A (en) * 1995-07-24 1998-03-24 Unisys Corp. Multiprocessor with split transaction bus architecture for sending retry direction to other bus module upon a match of subsequent address bus cycles to content of cache tag

Also Published As

Publication number Publication date
US6880057B1 (en) 2005-04-12
EP0889412B1 (de) 2005-10-05
EP0889412A3 (de) 2001-12-12
US6061772A (en) 2000-05-09
EP0889412A2 (de) 1999-01-07
DE69831775T2 (de) 2006-07-13

Similar Documents

Publication Publication Date Title
DE69635638D1 (de) Pufferspeicher für Texturdaten
DE69841768D1 (de) Speichersteuerung für asynchrone Datenspiegelung
DE69731822D1 (de) Datenpuffersystem für mehrere datenspeicheranordnungen
DE69831775D1 (de) Verarbeitungsvorrichtung für zerteilte Schreibdaten in Speichersteuerungseinheiten
FI953204A0 (fi) Datamuistin jakaminen moniprosessorijärjestelmissä
DE69836633D1 (de) Datentransportschlüsselsatz für chipkarten
DE69532837D1 (de) Lese-/Schreibvorrichtung für berührungslose IC-Karte
DE19882586T1 (de) Gleitstück für Datenspeichersystem
FI980665A (fi) Tietojenkäsittelylaitteisto
DE69816154D1 (de) Steuervorrichtung für Informationsverarbeitungsgeräte
DE69927643D1 (de) Informationsverarbeitung und Datenspeicherung
DE69637574D1 (de) Lese-/Schreibvorrichtung für eine Chipkarte
DE69617853D1 (de) Bearbeitungssystem für Musikdaten
DE69730797D1 (de) Funktionserweiterungsvorrichtung für Informationsverarbeitungsgerät
DE69811150T2 (de) Verfahren und Gerät für hochverfügbare Cachedatenspeicherungsanordnungen
DE69425367T2 (de) Leseschaltkreis für Speichermatrixzelle
DE69726832D1 (de) Datenlesevorrichtung und -verfahren für Mehrbitspeicherzelle
DE69935106D1 (de) Datenschreib/lesegerät
DE69730306D1 (de) Dateneinschreibschaltung für nichtflüchtigen Halbleiterspeicher
NO963219D0 (no) Enhet innbefattende datalagerkort og skrive/lese-apparat
DE69832007D1 (de) Steuerschaltung für Computerspeicher
DE59610229D1 (de) Schreib/Lesevorrichtung für Datenträger
DE69615597T2 (de) Zugriffsvorrichtung für gemeinsamen Speicher
DE69122150D1 (de) Halbleiter-Speichereinrichtung mit verbesserter Kontrollfunktion für Datenbusse
DE69620978D1 (de) Videodatenverabeitungsvorrichtung mit Pufferspeicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee