DE69728205D1 - Herstellungsverfahren von Verbindungen in einer integrierten Schaltung - Google Patents

Herstellungsverfahren von Verbindungen in einer integrierten Schaltung

Info

Publication number
DE69728205D1
DE69728205D1 DE69728205T DE69728205T DE69728205D1 DE 69728205 D1 DE69728205 D1 DE 69728205D1 DE 69728205 T DE69728205 T DE 69728205T DE 69728205 T DE69728205 T DE 69728205T DE 69728205 D1 DE69728205 D1 DE 69728205D1
Authority
DE
Germany
Prior art keywords
integrated circuit
manufacturing connections
connections
manufacturing
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69728205T
Other languages
English (en)
Other versions
DE69728205T2 (de
Inventor
Constantin Papadas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
STMicroelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA filed Critical STMicroelectronics SA
Publication of DE69728205D1 publication Critical patent/DE69728205D1/de
Application granted granted Critical
Publication of DE69728205T2 publication Critical patent/DE69728205T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76823Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. transforming an insulating layer into a conductive layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/921Radiation hardened semiconductor device

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE69728205T 1996-05-07 1997-05-02 Herstellungsverfahren von Verbindungen in einer integrierten Schaltung Expired - Fee Related DE69728205T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9606018A FR2748601B1 (fr) 1996-05-07 1996-05-07 Procede de formation d'interconnexions dans un circuit integre
FR9606018 1996-05-07

Publications (2)

Publication Number Publication Date
DE69728205D1 true DE69728205D1 (de) 2004-04-29
DE69728205T2 DE69728205T2 (de) 2005-02-17

Family

ID=9492137

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69728205T Expired - Fee Related DE69728205T2 (de) 1996-05-07 1997-05-02 Herstellungsverfahren von Verbindungen in einer integrierten Schaltung

Country Status (4)

Country Link
US (2) US5851919A (de)
EP (1) EP0806799B1 (de)
DE (1) DE69728205T2 (de)
FR (1) FR2748601B1 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6207553B1 (en) * 1999-01-26 2001-03-27 Advanced Micro Devices, Inc. Method of forming multiple levels of patterned metallization
US7265448B2 (en) * 2004-01-26 2007-09-04 Marvell World Trade Ltd. Interconnect structure for power transistors
US7960833B2 (en) * 2003-10-22 2011-06-14 Marvell World Trade Ltd. Integrated circuits and interconnect structure for integrated circuits
US7851872B2 (en) 2003-10-22 2010-12-14 Marvell World Trade Ltd. Efficient transistor structure
US8319307B1 (en) * 2004-11-19 2012-11-27 Voxtel, Inc. Active pixel sensors with variable threshold reset
US8461628B2 (en) * 2005-03-18 2013-06-11 Kovio, Inc. MOS transistor with laser-patterned metal gate, and method for making the same
JP5096669B2 (ja) 2005-07-06 2012-12-12 ルネサスエレクトロニクス株式会社 半導体集積回路装置の製造方法
KR20080047456A (ko) 2005-09-15 2008-05-28 엔엑스피 비 브이 반도체 디바이스용 구조체 및 그의 제조 방법
US7425910B1 (en) 2006-02-27 2008-09-16 Marvell International Ltd. Transmitter digital-to-analog converter with noise shaping
WO2014036241A2 (en) * 2012-08-30 2014-03-06 Sensevere, Llc Corrosive resistant electronic components
KR101936846B1 (ko) * 2012-10-24 2019-01-11 에스케이하이닉스 주식회사 반도체 소자 및 그 제조방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3553533A (en) * 1964-05-14 1971-01-05 Texas Instruments Inc Dielectric bodies with selectively formed conductive or metallic portions, composites thereof with semiconductor material and methods of making said bodies and composites
EP0072690A3 (de) * 1981-08-17 1983-11-09 Fujitsu Limited MIS Halbleiteranordnung und Verfahren zu deren Herstellung
JPS58207699A (ja) * 1982-05-28 1983-12-03 株式会社日立製作所 配線回路基板の製造方法
US5459098A (en) * 1992-10-19 1995-10-17 Marietta Energy Systems, Inc. Maskless laser writing of microscopic metallic interconnects
US5517031A (en) * 1994-06-21 1996-05-14 General Electric Company Solid state imager with opaque layer
US5559055A (en) * 1994-12-21 1996-09-24 Advanced Micro Devices, Inc. Method of decreased interlayer dielectric constant in a multilayer interconnect structure to increase device speed performance
US5627094A (en) * 1995-12-04 1997-05-06 Chartered Semiconductor Manufacturing Pte, Ltd. Stacked container capacitor using chemical mechanical polishing

Also Published As

Publication number Publication date
EP0806799B1 (de) 2004-03-24
FR2748601A1 (fr) 1997-11-14
EP0806799A1 (de) 1997-11-12
US5851919A (en) 1998-12-22
DE69728205T2 (de) 2005-02-17
US6051884A (en) 2000-04-18
FR2748601B1 (fr) 1998-07-24

Similar Documents

Publication Publication Date Title
DE69621517D1 (de) Integrierte monolithische Mikrowellenschaltung und Verfahren
KR960015789A (ko) 전자부품과 그 제조방법
DE69520974D1 (de) Eine integrierte Halbleiterschaltung
DE69529013T2 (de) Halbleiter-Spannungserhöhungsschaltung
DE69739934D1 (de) Integrierte Schaltung
DE69708879D1 (de) Z-achsenzwischenverbindungsverfahren und schaltung
DE69914729D1 (de) Integration von sicherheitsmodulen in einer integrierten schaltung
DE69739065D1 (de) Verbindungen in integrierten Schaltungen
FI941951A0 (fi) Sirutyyppinen piirikomponentti ja menetelmä sen valmistamiseksi
DE69626371D1 (de) Halbleiterschaltung
KR890013782A (ko) 광전자집적회로 및 그 제조방법
KR890015418A (ko) 반도체 집적회로와 그 제조방법
DE69728205D1 (de) Herstellungsverfahren von Verbindungen in einer integrierten Schaltung
DE69624415D1 (de) Verbesserungen in Verfahren zur Herstellung von Halbleitervorrichtungen
DE69626166D1 (de) Oszillatorschaltung und -verfahren
DE69839906D1 (de) Herstellungsverfahren für eine integrierte Schaltung
DE69508860T2 (de) Chip-Ausgangstreiberschaltung
DE69736971D1 (de) Herstellungsverfahren einer integrierten leistungsschaltungsanordnung
DE69527030D1 (de) Integrierte Verstärkerschaltung mit mehreren komplementären Stufen
DE69501246T2 (de) Chipausgangstreiberschaltung
KR900012360A (ko) 반도체 집적회로와 그 제조방법
DE69621576T2 (de) Integrierte Halbleiterschaltung
DE69522498T2 (de) Signalübertragungsverfahren, Signalübertragungsschaltkreis und dafür geeigneter integrierter Halbleiterschaltkreis
DE69333098D1 (de) Integriertes Halbleiterschaltkreisbauelement und dessen Herstellungsverfahren
KR900007103A (ko) 반도체 집적회로와 그 제조방법

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee