DE69516303D1 - Prüfverfahren und vorrichtung für pegelempfindliche abfragekonstruktionen - Google Patents

Prüfverfahren und vorrichtung für pegelempfindliche abfragekonstruktionen

Info

Publication number
DE69516303D1
DE69516303D1 DE69516303T DE69516303T DE69516303D1 DE 69516303 D1 DE69516303 D1 DE 69516303D1 DE 69516303 T DE69516303 T DE 69516303T DE 69516303 T DE69516303 T DE 69516303T DE 69516303 D1 DE69516303 D1 DE 69516303D1
Authority
DE
Germany
Prior art keywords
constructions
level
test method
sensitive inquiry
inquiry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69516303T
Other languages
English (en)
Other versions
DE69516303T2 (de
Inventor
D West
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cray Research LLC
Original Assignee
Cray Research LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cray Research LLC filed Critical Cray Research LLC
Application granted granted Critical
Publication of DE69516303D1 publication Critical patent/DE69516303D1/de
Publication of DE69516303T2 publication Critical patent/DE69516303T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318552—Clock circuits details

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
DE69516303T 1994-11-16 1995-06-16 Prüfverfahren und vorrichtung für pegelempfindliche abfragekonstruktionen Expired - Fee Related DE69516303T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/340,238 US6173428B1 (en) 1994-11-16 1994-11-16 Apparatus and method for testing using clocked test access port controller for level sensitive scan designs
PCT/US1995/007672 WO1996015495A1 (en) 1994-11-16 1995-06-16 Test apparatus/method for level sensitive scan designs

Publications (2)

Publication Number Publication Date
DE69516303D1 true DE69516303D1 (de) 2000-05-18
DE69516303T2 DE69516303T2 (de) 2000-11-30

Family

ID=23332478

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69516303T Expired - Fee Related DE69516303T2 (de) 1994-11-16 1995-06-16 Prüfverfahren und vorrichtung für pegelempfindliche abfragekonstruktionen

Country Status (4)

Country Link
US (1) US6173428B1 (de)
EP (1) EP0792486B1 (de)
DE (1) DE69516303T2 (de)
WO (1) WO1996015495A1 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6658615B2 (en) * 1998-06-30 2003-12-02 Texas Instruments Incorporated IC with IP core and user-added scan register
US7155646B2 (en) * 1999-02-10 2006-12-26 Texas Instruments Incorporated Tap and test controller with separate enable inputs
US6442722B1 (en) * 1999-10-29 2002-08-27 Logicvision, Inc. Method and apparatus for testing circuits with multiple clocks
US7181705B2 (en) * 2000-01-18 2007-02-20 Cadence Design Systems, Inc. Hierarchical test circuit structure for chips with multiple circuit blocks
US6631504B2 (en) 2000-01-18 2003-10-07 Cadence Design Systems, Inc Hierarchical test circuit structure for chips with multiple circuit blocks
JP2004500712A (ja) * 2000-01-18 2004-01-08 ケイデンス・デザイン・システムズ・インコーポレーテッド 多数の回路ブロックを有するチップ用階層試験回路構造
KR100448903B1 (ko) * 2000-01-28 2004-09-16 삼성전자주식회사 스캔신호 변환회로를 구비한 반도체 집적회로 장치
US20030188243A1 (en) * 2002-03-29 2003-10-02 Rajan Krishna B. Method and apparatus for delay fault testing
US7039840B2 (en) * 2002-05-20 2006-05-02 Mindspeed Technologies, Inc. Method and apparatus for high update rate integrated circuit boundary scan
US7073111B2 (en) * 2002-06-10 2006-07-04 Texas Instruments Incorporated High speed interconnect circuit test method and apparatus
KR100448706B1 (ko) * 2002-07-23 2004-09-13 삼성전자주식회사 단일 칩 시스템 및 이 시스템의 테스트/디버그 방법
DE10244757B3 (de) * 2002-09-25 2004-07-29 Siemens Ag Programmierung eines Speicherbausteins über ein Boundary Scan-Register
US7657805B2 (en) 2007-07-02 2010-02-02 Sun Microsystems, Inc. Integrated circuit with blocking pin to coordinate entry into test mode
US8046651B2 (en) 2008-04-02 2011-10-25 Texas Instruments Incorporated Compare circuit receiving scan register and inverted clock flip-flop data
JP2011002261A (ja) * 2009-06-16 2011-01-06 Renesas Electronics Corp スキャンテスト回路、その設計方法、およびプログラム
CN104198919B (zh) * 2014-09-15 2017-08-25 上海交通大学 基于组态王和plc的随钻测量仪井下电路板性能监测***
WO2017002032A1 (en) * 2015-06-29 2017-01-05 Bitron S.P.A. Sensor device for optically detecting characteristics of a fluid
US9791505B1 (en) * 2016-04-29 2017-10-17 Texas Instruments Incorporated Full pad coverage boundary scan

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4945536A (en) * 1988-09-09 1990-07-31 Northern Telecom Limited Method and apparatus for testing digital systems
EP0470802B1 (de) * 1990-08-06 1997-06-18 Texas Instruments Incorporated Durch Ereignis befähigte Prüfverfahren und Schaltungen
US5355369A (en) * 1991-04-26 1994-10-11 At&T Bell Laboratories High-speed integrated circuit testing with JTAG
DE69226401T2 (de) * 1991-05-23 1999-03-04 Motorola Gmbh Ausführung der IEEE 1149.1-Schnittstellenarchitektur
GB9111179D0 (en) * 1991-05-23 1991-07-17 Motorola Gmbh An implementation of the ieee 1149.1 boundary-scan architecture
JP2973641B2 (ja) * 1991-10-02 1999-11-08 日本電気株式会社 Ｔａｐコントローラ
JP2550837B2 (ja) * 1992-09-25 1996-11-06 日本電気株式会社 スキャンパスのテスト制御回路
US5497378A (en) * 1993-11-02 1996-03-05 International Business Machines Corporation System and method for testing a circuit network having elements testable by different boundary scan standards
US5381420A (en) * 1993-12-22 1995-01-10 Honeywell Inc. Decoupled scan path interface

Also Published As

Publication number Publication date
EP0792486B1 (de) 2000-04-12
US6173428B1 (en) 2001-01-09
EP0792486A1 (de) 1997-09-03
DE69516303T2 (de) 2000-11-30
WO1996015495A1 (en) 1996-05-23

Similar Documents

Publication Publication Date Title
DE69736834D1 (de) Vorrichtung für chromatographische analysen und tests
DE69516366D1 (de) Messverfahren und Messvorrichtung
DE69736469D1 (de) Vorrichtung und verfahren für funksender
DE69532091D1 (de) Verfahren und Vorrichtung zur Durchführung von Messungen
DE69840883D1 (de) Komplexes orthogonales Spreizverfahren für Mehrkanäle und zugehörende Vorrichtung
DE69832198D1 (de) Verfahren und vorrichtung für breitbandvorverzerrungslinearisierung
DE69520858T2 (de) Vorrichtung und Verfahren zur Seitenaufprall-Prüfung
DE69520850D1 (de) Verfahren und Vorrichtung zum Messen von Urinbestandteilen
DE69629098D1 (de) Verfahren und Vorrichtung zur Belastungsprüfung
DE69534469D1 (de) Verfahren und Vorrichtung zur automatisierten Prüfung von Photomasken
DE69824099D1 (de) Analytisches verfahren, testsatz und vorrichtung
DE69516303D1 (de) Prüfverfahren und vorrichtung für pegelempfindliche abfragekonstruktionen
DE69515554D1 (de) Testverfahren für Enzyme und Vorrichtung dafür
DE69511421D1 (de) Vorrichtung für handgelenkstütze
DE69712185D1 (de) Vorrichtung und verfahren für flugzeugnavigationshilfe
DE69830843D1 (de) Vorrichtung und verfahren für überkritische reaktion
DE69523570D1 (de) Vorrichtung mit zeichen für drehkreuze und anwendungsverfahren
DE69934822D1 (de) Vorrichtung und verfahren für das ausrichten
DE69520860D1 (de) Regenerationsverfahren und vorrichtung für aufzeichnungsblättern
DE69717824T2 (de) Verfahren und vorrichtung zum software-test
DE69522327D1 (de) Verfahren und vorrichtung zur richtungsbestimmung
DE59303589D1 (de) Vermessungsverfahren für seilkernbohrungen und vorrichtung zur durchführung
DE69430852D1 (de) Mastitis-test und apparatus
DE69707425T2 (de) Verfahren und vorrichtung mit gerätebeschreibung für konventionelles gerät
DE69528552T2 (de) Verfahren und vorrichtung für funksendeempfänger

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee