DE69122142D1 - Steuerungsanlage für ein Mehrprozessorsystem - Google Patents

Steuerungsanlage für ein Mehrprozessorsystem

Info

Publication number
DE69122142D1
DE69122142D1 DE69122142T DE69122142T DE69122142D1 DE 69122142 D1 DE69122142 D1 DE 69122142D1 DE 69122142 T DE69122142 T DE 69122142T DE 69122142 T DE69122142 T DE 69122142T DE 69122142 D1 DE69122142 D1 DE 69122142D1
Authority
DE
Germany
Prior art keywords
multiprocessor
control system
control
multiprocessor system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69122142T
Other languages
English (en)
Other versions
DE69122142T2 (de
Inventor
Makoto Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE69122142D1 publication Critical patent/DE69122142D1/de
Publication of DE69122142T2 publication Critical patent/DE69122142T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
DE69122142T 1990-03-09 1991-03-11 Steuerungsanlage für ein Mehrprozessorsystem Expired - Fee Related DE69122142T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5907090 1990-03-09

Publications (2)

Publication Number Publication Date
DE69122142D1 true DE69122142D1 (de) 1996-10-24
DE69122142T2 DE69122142T2 (de) 1997-01-23

Family

ID=13102725

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69122142T Expired - Fee Related DE69122142T2 (de) 1990-03-09 1991-03-11 Steuerungsanlage für ein Mehrprozessorsystem

Country Status (6)

Country Link
US (1) US5507032A (de)
EP (1) EP0446077B1 (de)
KR (1) KR950008837B1 (de)
AU (1) AU654268B2 (de)
CA (1) CA2037989C (de)
DE (1) DE69122142T2 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371893A (en) * 1991-12-27 1994-12-06 International Business Machines Corporation Look-ahead priority arbitration system and method
US5717950A (en) 1994-01-11 1998-02-10 Hitachi, Ltd. Input/output device information management system for multi-computer system
US5860022A (en) * 1994-07-26 1999-01-12 Hitachi, Ltd. Computer system and method of issuing input/output commands therefrom
JP3042341B2 (ja) * 1994-11-30 2000-05-15 日本電気株式会社 クラスタ結合型マルチプロセッサシステムにおけるローカル入出力制御方法
US5592631A (en) * 1995-05-02 1997-01-07 Apple Computer, Inc. Bus transaction reordering using side-band information signals
US5812799A (en) * 1995-06-07 1998-09-22 Microunity Systems Engineering, Inc. Non-blocking load buffer and a multiple-priority memory system for real-time multiprocessing
US5675829A (en) * 1995-07-07 1997-10-07 Sun Microsystems, Inc. Method and apparatus for coordinating data transfer between hardware and software by comparing entry number of data to be transferred data to entry number of transferred data
FR2737590B1 (fr) * 1995-08-03 1997-10-17 Sgs Thomson Microelectronics Dispositif de gestion d'interruptions
US6021456A (en) * 1996-11-12 2000-02-01 Herdeg; Glenn Arthur Method for communicating interrupt data structure in a multi-processor computer system
US6393455B1 (en) 1997-03-28 2002-05-21 International Business Machines Corp. Workload management method to enhance shared resource access in a multisystem environment
US5960178A (en) * 1997-08-08 1999-09-28 Bell Communications Research, Inc. Queue system and method for point-to-point message passing having a separate table for storing message state and identifier of processor assigned to process the message
US6073197A (en) * 1997-08-21 2000-06-06 Advanced Micro Devices Inc. Apparatus for and method of communicating data among devices interconnected on a bus by using a signalling channel to set up communications
US6085277A (en) * 1997-10-15 2000-07-04 International Business Machines Corporation Interrupt and message batching apparatus and method
US5941972A (en) 1997-12-31 1999-08-24 Crossroads Systems, Inc. Storage router and method for providing virtual local storage
USRE42761E1 (en) 1997-12-31 2011-09-27 Crossroads Systems, Inc. Storage router and method for providing virtual local storage
US6571206B1 (en) 1998-01-15 2003-05-27 Phoenix Technologies Ltd. Apparatus and method for emulating an I/O instruction for the correct processor and for servicing software SMI's in a multi-processor environment
US6701429B1 (en) 1998-12-03 2004-03-02 Telefonaktiebolaget Lm Ericsson(Publ) System and method of start-up in efficient way for multi-processor systems based on returned identification information read from pre-determined memory location
US7478185B2 (en) * 2007-01-05 2009-01-13 International Business Machines Corporation Directly initiating by external adapters the setting of interruption initiatives
JP7318423B2 (ja) 2019-08-30 2023-08-01 富士通株式会社 通信制御装置、通信制御方法及び通信制御プログラム

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4276594A (en) * 1978-01-27 1981-06-30 Gould Inc. Modicon Division Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and method for performing the same
US4207609A (en) * 1978-05-08 1980-06-10 International Business Machines Corporation Method and means for path independent device reservation and reconnection in a multi-CPU and shared device access system
US4271468A (en) * 1979-11-06 1981-06-02 International Business Machines Corp. Multiprocessor mechanism for handling channel interrupts
FR2470412B1 (fr) * 1979-11-19 1986-10-03 Bull Sa Procede et dispositif de comptabilisation et de gestion des evenements asynchrones emis par des appareils peripheriques dans un systeme de traitement de donnees
US4396984A (en) * 1981-03-06 1983-08-02 International Business Machines Corporation Peripheral systems employing multipathing, path and access grouping
US4562533A (en) * 1981-12-03 1985-12-31 Ncr Corporation Data communications system to system adapter
US4796176A (en) * 1985-11-15 1989-01-03 Data General Corporation Interrupt handling in a multiprocessor computing system
US4783730A (en) * 1986-09-19 1988-11-08 Datapoint Corporation Input/output control technique utilizing multilevel memory structure for processor and I/O communication
US4888691A (en) * 1988-03-09 1989-12-19 Prime Computer, Inc. Method for disk I/O transfer

Also Published As

Publication number Publication date
CA2037989A1 (en) 1991-09-10
US5507032A (en) 1996-04-09
DE69122142T2 (de) 1997-01-23
AU654268B2 (en) 1994-11-03
AU7281391A (en) 1991-09-12
EP0446077A2 (de) 1991-09-11
KR910017306A (ko) 1991-11-05
KR950008837B1 (ko) 1995-08-08
CA2037989C (en) 1998-07-28
EP0446077A3 (en) 1993-01-07
EP0446077B1 (de) 1996-09-18

Similar Documents

Publication Publication Date Title
DE69125475D1 (de) Gerät für ein verteiltes steuersystem
DE69122830D1 (de) Verteiltes Konfigurationsprofil für ein Rechnersystem
DE69330676T2 (de) Temperaturkontrolle für ein tragbares diagnostiksystem
DE69122142D1 (de) Steuerungsanlage für ein Mehrprozessorsystem
DE69127945D1 (de) Ablauffolgeplanungsmethode für Multiprozessorbetriebssystem
DE69425605T2 (de) Crossbarschalter für ein Multiprocessorsystem
DE69113240D1 (de) Busarchitektur für ein Multimediensystem.
DE69016770D1 (de) Abstrahlersystem für ein Raumfahrzeug.
DE69121194D1 (de) Beleuchtungsystem für ein filmabtastgerät
DE69130603D1 (de) Neuronales netzwerk für prozesssteuerungssystem
DE69030523D1 (de) Synchronisierung für Multiprozessorsystem
DE69030253D1 (de) Verteiltes steuerungssystem für automatische schweissarbeiten
DE69832943D1 (de) Sequenzsteuerungsmechanismus für ein switch-basiertes Mehrprozessorsystem
DE69308588D1 (de) Dämpfer für ein mechanisches system
DE69321234D1 (de) Hochkippbare befestigung für ein nachtsichtsystem
DE69132869D1 (de) Hydraulisches Steuersystem für Baumaschinen
DE4394316T1 (de) Betriebssteuerungssystem für ein ortsbewegliches Fahrzeug
DE59308767D1 (de) Halterung für ein zielfernrohr
DE69430157D1 (de) Wässriges Bindemittelsystem für ein Schnellverfahren
DE69211617D1 (de) Geschwindigkeitsregelsystem für ein Fahrzeug
DE69027847D1 (de) Beleuchtungssystem für ein Filmabtastgerät
DE69126929D1 (de) Steuerung für ein Fahrzeug
DE69218439D1 (de) Lenkfühlsystem für ein drehflügelflugzeug
DE3789490D1 (de) Steuerungssystem für ein Vektorprozessor.
DE69112109D1 (de) Steuerungssystem für ein Momentwandler.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee