DE602006000516D1 - Architektur eines Kommunikationsknoten in einem global asynchronen Netzwerk on-chip-System - Google Patents

Architektur eines Kommunikationsknoten in einem global asynchronen Netzwerk on-chip-System

Info

Publication number
DE602006000516D1
DE602006000516D1 DE602006000516T DE602006000516T DE602006000516D1 DE 602006000516 D1 DE602006000516 D1 DE 602006000516D1 DE 602006000516 T DE602006000516 T DE 602006000516T DE 602006000516 T DE602006000516 T DE 602006000516T DE 602006000516 D1 DE602006000516 D1 DE 602006000516D1
Authority
DE
Germany
Prior art keywords
architecture
communication node
chip system
asynchronous network
hierarchy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006000516T
Other languages
English (en)
Other versions
DE602006000516T2 (de
Inventor
Edith Beigne
Pascal Vivet
Marc Renaudin
Jerome Quartana
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Centre National de la Recherche Scientifique CNRS
Institut Polytechnique de Grenoble
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Centre National de la Recherche Scientifique CNRS
Commissariat a lEnergie Atomique CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Centre National de la Recherche Scientifique CNRS, Commissariat a lEnergie Atomique CEA filed Critical Centre National de la Recherche Scientifique CNRS
Publication of DE602006000516D1 publication Critical patent/DE602006000516D1/de
Application granted granted Critical
Publication of DE602006000516T2 publication Critical patent/DE602006000516T2/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/42—Loop networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
DE602006000516T 2005-03-08 2006-03-06 Architektur eines Kommunikationsknoten in einem global asynchronen Netzwerk on-chip-System Active DE602006000516T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0550611A FR2883117B1 (fr) 2005-03-08 2005-03-08 Architecture de noeud de communication dans un systeme de reseau sur puce globalement asynchrone.
FR0550611 2005-03-08

Publications (2)

Publication Number Publication Date
DE602006000516D1 true DE602006000516D1 (de) 2008-03-27
DE602006000516T2 DE602006000516T2 (de) 2009-04-02

Family

ID=34954683

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006000516T Active DE602006000516T2 (de) 2005-03-08 2006-03-06 Architektur eines Kommunikationsknoten in einem global asynchronen Netzwerk on-chip-System

Country Status (6)

Country Link
US (1) US7940666B2 (de)
EP (1) EP1701274B8 (de)
JP (1) JP4808514B2 (de)
AT (1) ATE386300T1 (de)
DE (1) DE602006000516T2 (de)
FR (1) FR2883117B1 (de)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008018004A2 (en) * 2006-08-08 2008-02-14 Koninklijke Philips Electronics N.V. Electronic device and method for synchronizing a communication
US20090067343A1 (en) * 2007-06-04 2009-03-12 David Fritz Method for the synthesis of optimal asynchronous on-chip communication networks from system-level constraints
JP5246158B2 (ja) 2007-06-08 2013-07-24 日本電気株式会社 半導体集積回路及びフィルタ制御方法
JP5287718B2 (ja) * 2007-06-08 2013-09-11 日本電気株式会社 半導体集積回路及びフィルタ制御方法
US7783823B2 (en) * 2007-07-31 2010-08-24 Hewlett-Packard Development Company, L.P. Hardware device data buffer
EP2026493A1 (de) * 2007-08-16 2009-02-18 STMicroelectronics S.r.l. Verfahren und System für mesochrone Kommunikationen in mehreren Taktdomänen und entsprechendes Computerprogrammprodukt
US8261025B2 (en) 2007-11-12 2012-09-04 International Business Machines Corporation Software pipelining on a network on chip
US8526422B2 (en) 2007-11-27 2013-09-03 International Business Machines Corporation Network on chip with partitions
FR2925187B1 (fr) * 2007-12-14 2011-04-08 Commissariat Energie Atomique Systeme comportant une pluralite d'unites de traitement permettant d'executer des taches en parallele,en mixant le mode d'execution de type controle et le mode d'execution de type flot de donnees
US8473667B2 (en) * 2008-01-11 2013-06-25 International Business Machines Corporation Network on chip that maintains cache coherency with invalidation messages
US8490110B2 (en) 2008-02-15 2013-07-16 International Business Machines Corporation Network on chip with a low latency, high bandwidth application messaging interconnect
EP2280513B1 (de) 2008-04-30 2015-07-01 NEC Corporation Router, informationsverarbeitungsvorrichtung mit diesem router und paketweiterleitungsverfahren
US8423715B2 (en) 2008-05-01 2013-04-16 International Business Machines Corporation Memory management among levels of cache in a memory hierarchy
US8494833B2 (en) 2008-05-09 2013-07-23 International Business Machines Corporation Emulating a computer run time environment
US8392664B2 (en) 2008-05-09 2013-03-05 International Business Machines Corporation Network on chip
US8214845B2 (en) * 2008-05-09 2012-07-03 International Business Machines Corporation Context switching in a network on chip by thread saving and restoring pointers to memory arrays containing valid message data
US8040799B2 (en) * 2008-05-15 2011-10-18 International Business Machines Corporation Network on chip with minimum guaranteed bandwidth for virtual communications channels
US8230179B2 (en) * 2008-05-15 2012-07-24 International Business Machines Corporation Administering non-cacheable memory load instructions
US8438578B2 (en) 2008-06-09 2013-05-07 International Business Machines Corporation Network on chip with an I/O accelerator
US7958341B1 (en) 2008-07-07 2011-06-07 Ovics Processing stream instruction in IC of mesh connected matrix of processors containing pipeline coupled switch transferring messages over consecutive cycles from one link to another link or memory
US8145880B1 (en) 2008-07-07 2012-03-27 Ovics Matrix processor data switch routing systems and methods
US8131975B1 (en) 2008-07-07 2012-03-06 Ovics Matrix processor initialization systems and methods
US8327114B1 (en) * 2008-07-07 2012-12-04 Ovics Matrix processor proxy systems and methods
US8195884B2 (en) 2008-09-18 2012-06-05 International Business Machines Corporation Network on chip with caching restrictions for pages of computer memory
DE102008049620A1 (de) * 2008-09-30 2010-04-01 Bayerische Motoren Werke Aktiengesellschaft Kommunikationssystem
US8108908B2 (en) 2008-10-22 2012-01-31 International Business Machines Corporation Security methodology to prevent user from compromising throughput in a highly threaded network on a chip processor
JP5307525B2 (ja) * 2008-12-03 2013-10-02 キヤノン株式会社 データ処理装置及びその制御方法
US8509078B2 (en) * 2009-02-12 2013-08-13 Microsoft Corporation Bufferless routing in on-chip interconnection networks
DE102009002007B3 (de) * 2009-03-31 2010-07-01 Robert Bosch Gmbh Netzwerkcontroller in einem Netzwerk, Netzwerk und Routingverfahren für Nachrichten in einem Netzwerk
FR2948840B1 (fr) 2009-07-29 2011-09-16 Kalray Reseau de communication sur puce avec garantie de service
FR2949879B1 (fr) 2009-09-04 2014-07-18 Kalray Noeuds d'entree/sortie d'un reseau sur puce torique.
FR2951868B1 (fr) 2009-10-28 2012-04-06 Kalray Briques de construction d'un reseau sur puce
FR2957176B1 (fr) * 2010-03-02 2012-04-06 Commissariat Energie Atomique Puce electronique et circuit integre comportant une telle puce electronique
JP4880802B1 (ja) 2010-09-03 2012-02-22 パナソニック株式会社 中継装置
JP2012146201A (ja) * 2011-01-13 2012-08-02 Toshiba Corp オンチップルータ及びそれを用いたマルチコアシステム
JP2012186539A (ja) * 2011-03-03 2012-09-27 Renesas Electronics Corp ルータ装置、ルータ装置の制御方法
US9537679B2 (en) * 2011-03-16 2017-01-03 The Trustees Of Columbia University In The City Of New York Bi-modal arbitration nodes for a low-latency adaptive asynchronous interconnection network and methods for using the same
CN102158403B (zh) * 2011-03-24 2014-03-05 山东大学 一种适用于片上网络的高效数据流传输通信***及其工作方法
WO2013014851A1 (ja) * 2011-07-22 2013-01-31 パナソニック株式会社 中継装置
JP2013196167A (ja) 2012-03-16 2013-09-30 Toshiba Corp 情報処理装置
US12034570B2 (en) 2022-03-14 2024-07-09 T-Mobile Usa, Inc. Multi-element routing system for mobile communications
US20240137308A1 (en) * 2022-10-14 2024-04-25 Google Llc Virtual Channel Balancing In Ring-Based Topologies

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5812534A (en) * 1993-01-08 1998-09-22 Multi-Tech Systems, Inc. Voice over data conferencing for a computer-based personal communications system
DE69930524T2 (de) * 1998-08-20 2006-11-16 Qualcomm, Inc., San Diego System und verfahren zur kanalvergabe mit prioritätszugriff in einem zellularen telefonsystem
US6859454B1 (en) * 1999-06-30 2005-02-22 Broadcom Corporation Network switch with high-speed serializing/deserializing hazard-free double data rate switching
EP1130877B1 (de) * 2000-03-02 2007-05-16 Alcatel Lucent Gekennzeichneter Prioritätswarteschlangescheduler
US6917589B2 (en) * 2001-01-25 2005-07-12 Agere Systems Inc. Automatic quality of service assignment in ethernet switches
US7283557B2 (en) 2002-01-25 2007-10-16 Fulcrum Microsystems, Inc. Asynchronous crossbar with deterministic or arbitrated control
ATE305197T1 (de) * 2002-04-16 2005-10-15 Bosch Gmbh Robert Verfahren zur datenübertragung in einem kommunikationssystem
US7277449B2 (en) * 2002-07-29 2007-10-02 Freescale Semiconductor, Inc. On chip network
US20040090964A1 (en) * 2002-11-07 2004-05-13 Coke Reed Means and apparatus for a scaleable congestion free switching system with intelligent control II
DE10252536A1 (de) * 2002-11-08 2004-05-27 Philips Intellectual Property & Standards Gmbh Verfahren und Vorrichtung zur Übertragung von Datenpaketen
WO2005106687A1 (en) * 2004-04-28 2005-11-10 Koninklijke Philips Electronics N.V. Circuit with asynchronous/synchronous interface
US20080144493A1 (en) * 2004-06-30 2008-06-19 Chi-Hsiang Yeh Method of interference management for interference/collision prevention/avoidance and spatial reuse enhancement
WO2006018751A1 (en) * 2004-08-12 2006-02-23 Koninklijke Philips Electronics N.V. A method for allocating data to at least one packet in an integrated circuit
US20060190852A1 (en) * 2005-01-12 2006-08-24 Sotiriou Christos P Asynchronous, multi-rail, asymmetric-phase, static digital logic with completion detection and method for designing the same
US7535907B2 (en) * 2005-04-08 2009-05-19 Oavium Networks, Inc. TCP engine

Also Published As

Publication number Publication date
ATE386300T1 (de) 2008-03-15
FR2883117B1 (fr) 2007-04-27
EP1701274B8 (de) 2008-07-16
US20060203825A1 (en) 2006-09-14
DE602006000516T2 (de) 2009-04-02
EP1701274B1 (de) 2008-02-13
FR2883117A1 (fr) 2006-09-15
JP4808514B2 (ja) 2011-11-02
US7940666B2 (en) 2011-05-10
JP2006254450A (ja) 2006-09-21
EP1701274A1 (de) 2006-09-13

Similar Documents

Publication Publication Date Title
DE602006000516D1 (de) Architektur eines Kommunikationsknoten in einem global asynchronen Netzwerk on-chip-System
CN102792658B (zh) 在通信网络中进行时间测量
GB0613417D0 (en) Method for enabling communication between two network nodes
JP5518191B2 (ja) 光伝送網が時刻同期プロトコルをキャリングする方法及びシステム
GB0906411D0 (en) Method and system for data transmission
WO2009022750A3 (en) Methods, apparatuses and computer program for providing source connection identifier for a requested connection
MY156044A (en) Method and system of routing in a utility smart-grid network
WO2009032366A3 (en) Optimal routing of audio, video, and control data through heterogeneous networks
WO2008005866A3 (en) Apparatus and method for providing security and monitoring in a networking architecture
TW200507518A (en) Specifying management nodes in a device management system
CN100499526C (zh) 一种端到端排队时延测量方法
WO2007130414A3 (en) Method and system for qos by proxy
DK1631013T3 (da) Hovedstation og lokalstation i et koblet datanetværk samt en fremgangsmåde til overförsel af data i et sådant netværk
ATE544276T1 (de) Audionetzwerksystem
ATE467294T1 (de) Längenindikatoroptimierung
DE112007003492A5 (de) Filterung von Redundanten Frames in einem Netzwerkknoten
WO2008059478A3 (en) Selective session interception method
ATE537624T1 (de) Netzwerkknoten und puffereinrichtung und scheduling-verfahren
ATE556507T1 (de) Verfahren und vorrichtung zur automatischen ermittlung in optischen transportnetzen
NZ597747A (en) Efficient host management protocol on multicast capable router
GB2386032B (en) Method of estimating traffic data
CN108011778B (zh) 一种获取报文传输延迟时间的方法及装置
ATE367039T1 (de) Synchrone multi-cluster netzwerkarchitektur
ATE536025T1 (de) Paketlatenzschätzung
KR101958374B1 (ko) 네트워크 내의 지연을 정확하게 추정하는 서비스들, 시스템들 및 방법들

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE (, FR

Owner name: COMMISSARIAT A L ENERGIE ATOMIQUE, PARIS, FR

Owner name: INSTITUT NATIONAL POLYTECHNIQUE DE GRENOBLE, G, FR

8364 No opposition during term of opposition