US4679299A
(en)
*
|
1986-08-11 |
1987-07-14 |
Ncr Corporation |
Formation of self-aligned stacked CMOS structures by lift-off
|
JPH0388321A
(ja)
*
|
1989-08-31 |
1991-04-12 |
Tonen Corp |
多結晶シリコン薄膜
|
JP2959066B2
(ja)
*
|
1990-07-11 |
1999-10-06 |
日本電気株式会社 |
不揮発性半導体記憶装置およびその駆動方法
|
US5291440A
(en)
*
|
1990-07-30 |
1994-03-01 |
Nec Corporation |
Non-volatile programmable read only memory device having a plurality of memory cells each implemented by a memory transistor and a switching transistor stacked thereon
|
US5057888A
(en)
*
|
1991-01-28 |
1991-10-15 |
Micron Technology, Inc. |
Double DRAM cell
|
US5166091A
(en)
*
|
1991-05-31 |
1992-11-24 |
At&T Bell Laboratories |
Fabrication method in vertical integration
|
JP2722890B2
(ja)
*
|
1991-10-01 |
1998-03-09 |
日本電気株式会社 |
薄膜トランジスタおよびその製造方法
|
US5321286A
(en)
*
|
1991-11-26 |
1994-06-14 |
Nec Corporation |
Non-volatile semiconductor memory device having thin film memory transistors stacked over associated selecting transistors
|
US5291435A
(en)
*
|
1993-01-07 |
1994-03-01 |
Yu Shih Chiang |
Read-only memory cell
|
US5358887A
(en)
*
|
1993-11-26 |
1994-10-25 |
United Microelectronics Corporation |
Ulsi mask ROM structure and method of manufacture
|
US5612552A
(en)
*
|
1994-03-31 |
1997-03-18 |
Lsi Logic Corporation |
Multilevel gate array integrated circuit structure with perpendicular access to all active device regions
|
US5872029A
(en)
*
|
1996-11-07 |
1999-02-16 |
Advanced Micro Devices, Inc. |
Method for forming an ultra high density inverter using a stacked transistor arrangement
|
JP3554666B2
(ja)
*
|
1997-10-07 |
2004-08-18 |
株式会社日立製作所 |
半導体メモリ装置
|
US6169308B1
(en)
|
1996-11-15 |
2001-01-02 |
Hitachi, Ltd. |
Semiconductor memory device and manufacturing method thereof
|
US6642574B2
(en)
*
|
1997-10-07 |
2003-11-04 |
Hitachi, Ltd. |
Semiconductor memory device and manufacturing method thereof
|
US6372592B1
(en)
|
1996-12-18 |
2002-04-16 |
United States Of America As Represented By The Secretary Of The Navy |
Self-aligned MOSFET with electrically active mask
|
US5926700A
(en)
|
1997-05-02 |
1999-07-20 |
Advanced Micro Devices, Inc. |
Semiconductor fabrication having multi-level transistors and high density interconnect therebetween
|
US5888872A
(en)
|
1997-06-20 |
1999-03-30 |
Advanced Micro Devices, Inc. |
Method for forming source drain junction areas self-aligned between a sidewall spacer and an etched lateral sidewall
|
US5818069A
(en)
*
|
1997-06-20 |
1998-10-06 |
Advanced Micro Devices, Inc. |
Ultra high density series-connected transistors formed on separate elevational levels
|
US6225646B1
(en)
*
|
2000-01-14 |
2001-05-01 |
Advanced Micro Devices, Inc. |
Integrated circuit incorporating a memory cell and a transistor elevated above an insulating base
|
TWI230392B
(en)
|
2001-06-18 |
2005-04-01 |
Innovative Silicon Sa |
Semiconductor device
|
EP1355316B1
(de)
|
2002-04-18 |
2007-02-21 |
Innovative Silicon SA |
Datenspeichergerät sowie Verfahren zum Auffrischen der auf einem solchen Gerät gespeicherten Daten
|
US7085153B2
(en)
|
2003-05-13 |
2006-08-01 |
Innovative Silicon S.A. |
Semiconductor memory cell, array, architecture and device, and method of operating same
|
US20040228168A1
(en)
|
2003-05-13 |
2004-11-18 |
Richard Ferrant |
Semiconductor memory device and method of operating same
|
US6912150B2
(en)
|
2003-05-13 |
2005-06-28 |
Lionel Portman |
Reference current generator, and method of programming, adjusting and/or operating same
|
US7335934B2
(en)
|
2003-07-22 |
2008-02-26 |
Innovative Silicon S.A. |
Integrated circuit device, and method of fabricating same
|
US7184298B2
(en)
|
2003-09-24 |
2007-02-27 |
Innovative Silicon S.A. |
Low power programming technique for a floating body memory transistor, memory cell, and memory array
|
US7476939B2
(en)
|
2004-11-04 |
2009-01-13 |
Innovative Silicon Isi Sa |
Memory cell having an electrically floating body transistor and programming technique therefor
|
US7251164B2
(en)
|
2004-11-10 |
2007-07-31 |
Innovative Silicon S.A. |
Circuitry for and method of improving statistical distribution of integrated circuits
|
US7301838B2
(en)
|
2004-12-13 |
2007-11-27 |
Innovative Silicon S.A. |
Sense amplifier circuitry and architecture to write data into and/or read from memory cells
|
US7301803B2
(en)
|
2004-12-22 |
2007-11-27 |
Innovative Silicon S.A. |
Bipolar reading technique for a memory cell having an electrically floating body transistor
|
KR100625124B1
(ko)
*
|
2005-08-30 |
2006-09-15 |
삼성전자주식회사 |
스택형 반도체 장치의 제조 방법
|
US7606066B2
(en)
|
2005-09-07 |
2009-10-20 |
Innovative Silicon Isi Sa |
Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
|
US7355916B2
(en)
|
2005-09-19 |
2008-04-08 |
Innovative Silicon S.A. |
Method and circuitry to generate a reference current for reading a memory cell, and device implementing same
|
US7683430B2
(en)
|
2005-12-19 |
2010-03-23 |
Innovative Silicon Isi Sa |
Electrically floating body memory cell and array, and method of operating or controlling same
|
US7542345B2
(en)
|
2006-02-16 |
2009-06-02 |
Innovative Silicon Isi Sa |
Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same
|
US7492632B2
(en)
|
2006-04-07 |
2009-02-17 |
Innovative Silicon Isi Sa |
Memory array having a programmable word length, and method of operating same
|
US7606098B2
(en)
|
2006-04-18 |
2009-10-20 |
Innovative Silicon Isi Sa |
Semiconductor memory array architecture with grouped memory cells, and method of controlling same
|
US7933142B2
(en)
|
2006-05-02 |
2011-04-26 |
Micron Technology, Inc. |
Semiconductor memory cell and array using punch-through to program and read same
|
US8069377B2
(en)
|
2006-06-26 |
2011-11-29 |
Micron Technology, Inc. |
Integrated circuit having memory array including ECC and column redundancy and method of operating the same
|
US7542340B2
(en)
|
2006-07-11 |
2009-06-02 |
Innovative Silicon Isi Sa |
Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
|
KR101406604B1
(ko)
|
2007-01-26 |
2014-06-11 |
마이크론 테크놀로지, 인코포레이티드 |
게이트형 바디 영역으로부터 격리되는 소스/드레인 영역을 포함하는 플로팅-바디 dram 트랜지스터
|
WO2009031052A2
(en)
|
2007-03-29 |
2009-03-12 |
Innovative Silicon S.A. |
Zero-capacitor (floating body) random access memory circuits with polycide word lines and manufacturing methods therefor
|
US8064274B2
(en)
|
2007-05-30 |
2011-11-22 |
Micron Technology, Inc. |
Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
|
US8085594B2
(en)
|
2007-06-01 |
2011-12-27 |
Micron Technology, Inc. |
Reading technique for memory cell with electrically floating body transistor
|
WO2009039169A1
(en)
|
2007-09-17 |
2009-03-26 |
Innovative Silicon S.A. |
Refreshing data of memory cells with electrically floating body transistors
|
US8536628B2
(en)
|
2007-11-29 |
2013-09-17 |
Micron Technology, Inc. |
Integrated circuit having memory cell array including barriers, and method of manufacturing same
|
US8349662B2
(en)
|
2007-12-11 |
2013-01-08 |
Micron Technology, Inc. |
Integrated circuit having memory cell array, and method of manufacturing same
|
US8773933B2
(en)
|
2012-03-16 |
2014-07-08 |
Micron Technology, Inc. |
Techniques for accessing memory cells
|
US8014195B2
(en)
|
2008-02-06 |
2011-09-06 |
Micron Technology, Inc. |
Single transistor memory cell
|
US8189376B2
(en)
|
2008-02-08 |
2012-05-29 |
Micron Technology, Inc. |
Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same
|
US7957206B2
(en)
|
2008-04-04 |
2011-06-07 |
Micron Technology, Inc. |
Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
|
US7947543B2
(en)
|
2008-09-25 |
2011-05-24 |
Micron Technology, Inc. |
Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
|
US7933140B2
(en)
|
2008-10-02 |
2011-04-26 |
Micron Technology, Inc. |
Techniques for reducing a voltage swing
|
US7924630B2
(en)
|
2008-10-15 |
2011-04-12 |
Micron Technology, Inc. |
Techniques for simultaneously driving a plurality of source lines
|
US8223574B2
(en)
|
2008-11-05 |
2012-07-17 |
Micron Technology, Inc. |
Techniques for block refreshing a semiconductor memory device
|
US8213226B2
(en)
|
2008-12-05 |
2012-07-03 |
Micron Technology, Inc. |
Vertical transistor memory cell and array
|
US8319294B2
(en)
|
2009-02-18 |
2012-11-27 |
Micron Technology, Inc. |
Techniques for providing a source line plane
|
WO2010102106A2
(en)
|
2009-03-04 |
2010-09-10 |
Innovative Silicon Isi Sa |
Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
|
WO2010114890A1
(en)
|
2009-03-31 |
2010-10-07 |
Innovative Silicon Isi Sa |
Techniques for providing a semiconductor memory device
|
US8139418B2
(en)
|
2009-04-27 |
2012-03-20 |
Micron Technology, Inc. |
Techniques for controlling a direct injection semiconductor memory device
|
US8508994B2
(en)
|
2009-04-30 |
2013-08-13 |
Micron Technology, Inc. |
Semiconductor device with floating gate and electrically floating body
|
US8498157B2
(en)
|
2009-05-22 |
2013-07-30 |
Micron Technology, Inc. |
Techniques for providing a direct injection semiconductor memory device
|
US8537610B2
(en)
|
2009-07-10 |
2013-09-17 |
Micron Technology, Inc. |
Techniques for providing a semiconductor memory device
|
US9076543B2
(en)
|
2009-07-27 |
2015-07-07 |
Micron Technology, Inc. |
Techniques for providing a direct injection semiconductor memory device
|
US8199595B2
(en)
|
2009-09-04 |
2012-06-12 |
Micron Technology, Inc. |
Techniques for sensing a semiconductor memory device
|
US8174881B2
(en)
|
2009-11-24 |
2012-05-08 |
Micron Technology, Inc. |
Techniques for reducing disturbance in a semiconductor device
|
US8310893B2
(en)
|
2009-12-16 |
2012-11-13 |
Micron Technology, Inc. |
Techniques for reducing impact of array disturbs in a semiconductor memory device
|
US8416636B2
(en)
|
2010-02-12 |
2013-04-09 |
Micron Technology, Inc. |
Techniques for controlling a semiconductor memory device
|
US8411513B2
(en)
|
2010-03-04 |
2013-04-02 |
Micron Technology, Inc. |
Techniques for providing a semiconductor memory device having hierarchical bit lines
|
US8576631B2
(en)
|
2010-03-04 |
2013-11-05 |
Micron Technology, Inc. |
Techniques for sensing a semiconductor memory device
|
US8369177B2
(en)
|
2010-03-05 |
2013-02-05 |
Micron Technology, Inc. |
Techniques for reading from and/or writing to a semiconductor memory device
|
US8547738B2
(en)
|
2010-03-15 |
2013-10-01 |
Micron Technology, Inc. |
Techniques for providing a semiconductor memory device
|
US8411524B2
(en)
|
2010-05-06 |
2013-04-02 |
Micron Technology, Inc. |
Techniques for refreshing a semiconductor memory device
|
KR101850567B1
(ko)
|
2010-07-16 |
2018-04-19 |
가부시키가이샤 한도오따이 에네루기 켄큐쇼 |
반도체 장치
|
US8531878B2
(en)
|
2011-05-17 |
2013-09-10 |
Micron Technology, Inc. |
Techniques for providing a semiconductor memory device
|
US9559216B2
(en)
|
2011-06-06 |
2017-01-31 |
Micron Technology, Inc. |
Semiconductor memory device and method for biasing same
|