DE3469834D1 - Locked time base - Google Patents

Locked time base

Info

Publication number
DE3469834D1
DE3469834D1 DE8484105919T DE3469834T DE3469834D1 DE 3469834 D1 DE3469834 D1 DE 3469834D1 DE 8484105919 T DE8484105919 T DE 8484105919T DE 3469834 T DE3469834 T DE 3469834T DE 3469834 D1 DE3469834 D1 DE 3469834D1
Authority
DE
Germany
Prior art keywords
generator
timebase
circuit
input
threshold detector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8484105919T
Other languages
English (en)
Inventor
Andre Lankar
Alain Lalanne
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Original Assignee
Alcatel CIT SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA filed Critical Alcatel CIT SA
Application granted granted Critical
Publication of DE3469834D1 publication Critical patent/DE3469834D1/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0676—Mutual
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0691—Synchronisation in a TDM node

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Electric Clocks (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Liquid Crystal (AREA)
  • Photoreceptors In Electrophotography (AREA)
  • Medicinal Preparation (AREA)
  • Plural Heterocyclic Compounds (AREA)
  • Synchronizing For Television (AREA)
  • Acyclic And Carbocyclic Compounds In Medicinal Compositions (AREA)
DE8484105919T 1983-05-27 1984-05-24 Locked time base Expired DE3469834D1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8308774A FR2546691B1 (fr) 1983-05-27 1983-05-27 Base de temps asservie

Publications (1)

Publication Number Publication Date
DE3469834D1 true DE3469834D1 (en) 1988-04-14

Family

ID=9289235

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8484105919T Expired DE3469834D1 (en) 1983-05-27 1984-05-24 Locked time base

Country Status (10)

Country Link
US (1) US4630291A (de)
EP (1) EP0129098B1 (de)
AT (1) ATE32966T1 (de)
CA (1) CA1208338A (de)
DE (1) DE3469834D1 (de)
FR (1) FR2546691B1 (de)
IE (1) IE55602B1 (de)
IN (1) IN161782B (de)
MX (1) MX155327A (de)
ZA (1) ZA843998B (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4849993A (en) * 1987-12-10 1989-07-18 Silicon General, Inc. Clock holdover circuit
US4864253A (en) * 1987-12-22 1989-09-05 Siemens Aktiengesellschaft Phase locked loop wherein phase comparing and filtering are performed by microprocessor
US4890305A (en) * 1988-02-12 1989-12-26 Northern Telecom Limited Dual-tracking phase-locked loop
US4933955A (en) * 1988-02-26 1990-06-12 Silicon General, Inc. Timing generator
US4980899A (en) * 1988-06-21 1990-12-25 Siemens Ag Method and apparatus for synchronization of a clock signal generator particularly useful in a digital telecommunications exchange
EP0349966A3 (de) * 1988-07-08 1990-03-21 Siemens Aktiengesellschaft Verfahren zur Synchronisation eines Taktgenerators, insbesondere Taktgenerators einer digitalen Fernmeldevermittlungsstelle
EP0391144A3 (de) * 1989-04-07 1991-04-24 Siemens Aktiengesellschaft Verfahren zur Synchronisation einer Takteinrichtung eines getakteten elektrischen Systems
US5052030A (en) * 1989-05-31 1991-09-24 Siemens Aktiengesellschaft Method for synchronizing a clock, generated with the assistance of a counter, to a reference clock
FR2653278B1 (fr) * 1989-10-17 1995-07-21 Cit Alcatel Horloge synchronisee.
EP0467458B1 (de) * 1990-07-20 1996-12-18 Koninklijke Philips Electronics N.V. Anordnung zum Beibehalten der Frequenz eines Oszillators innerhalb eines vorbestimmten Frequenzbereiches
US5208598A (en) * 1990-10-31 1993-05-04 Tektronix, Inc. Digital pulse generator using leading and trailing edge placement
US5990813A (en) * 1996-08-27 1999-11-23 Texas Instruments Incorporated Method and apparatus for synchronizing external data to an internal timing signal
US5905869A (en) * 1996-09-27 1999-05-18 Hewlett-Packard, Co. Time of century counter synchronization using a SCI interconnect
US6243372B1 (en) * 1996-11-14 2001-06-05 Omnipoint Corporation Methods and apparatus for synchronization in a wireless network

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1444235A (fr) * 1965-05-21 1966-07-01 Thomson Houston Comp Francaise Perfectionnements aux récepteurs radioélectriques à commande automatique de phase
JPS513160A (de) * 1974-06-25 1976-01-12 Matsushita Electric Ind Co Ltd
US4005266A (en) * 1975-07-14 1977-01-25 The Singer Company Method and apparatus for synchronizing master and local time base systems
CH615789A5 (de) * 1976-06-24 1980-02-15 Oscilloquartz Sa
FR2390856A1 (fr) * 1977-05-10 1978-12-08 Lannionnais Electronique Base de temps
US4163946A (en) * 1978-06-02 1979-08-07 Gte Sylvania Incorporated Noise-immune master timing generator
DE2938043A1 (de) * 1979-09-20 1981-04-09 Siemens AG, 1000 Berlin und 8000 München Redundantes taktversorgungssystem
FR2513471A1 (fr) * 1981-09-18 1983-03-25 Cit Alcatel Dispositif de distribution de signaux pour autocommutateur temporel

Also Published As

Publication number Publication date
IE55602B1 (en) 1990-11-21
EP0129098B1 (de) 1988-03-09
ZA843998B (en) 1985-07-31
IN161782B (de) 1988-02-06
CA1208338A (fr) 1986-07-22
MX155327A (es) 1988-02-18
US4630291A (en) 1986-12-16
FR2546691A1 (fr) 1984-11-30
EP0129098A1 (de) 1984-12-27
ATE32966T1 (de) 1988-03-15
FR2546691B1 (fr) 1985-07-05
IE841321L (en) 1984-11-27

Similar Documents

Publication Publication Date Title
DE3469834D1 (en) Locked time base
ES2120877A1 (es) Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase.
GB1497301A (en) Phase comparison systems employing phaselock loop apparatus
CA2105106A1 (en) Phase-Offset Cancellation Technique for Reducing Low Frequency Jitter
JPS6419827A (en) Synchronizing device
JPS6413814A (en) Phase locking loop locking synchronizer and signal detector
GB1236198A (en) A phase synchronising circuit
EP0366975A3 (de) Verfahren und Vorrichtung zur Frequenzsteuerung von mehreren Oszillatoren mittels einer einzigen Frequenzregelschleife
AU1094199A (en) Phase-locked loop and method for automatically locking to a variable input frequency
CA2152179A1 (en) Phase Locked Loop Error Suppression Circuit and Method
EP0316878A3 (en) Pll circuit for generating output signal synchronized with input signal by switching frequency dividing ratio
DK0474729T3 (da) Spændingsstyret oscillator med automatisk strømstyring
SE7903924L (sv) Sperrkorrigeringsanordning for anvendning i ett avstemningssystem med last slinga
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
EP0357374A3 (de) Phasenregel-Schleife
ATE123363T1 (de) Verfahren und schaltungsanordnung für einen phasenkomparator.
JPS5787241A (en) Phase synchronizing circuit for optional frequency conversion
JPS6412691A (en) Video signal sampling circuit
JPS6468127A (en) Oscillation circuit
JPS6412746A (en) Timing extraction circuit
JPS57162841A (en) Digital pll circuit system
JPS56169435A (en) Phase synchronization oscillator
JPS6471351A (en) Digital phase locked loop
ES8503180A1 (es) Un corrector de impulsos
DK132995A (da) Fremgangsmåde til frembringelse af et udgangssignal, i afhængighed af et eksternt signal og et første referencesignal, samt digitalt faselåskredsløb med en spændingsstyret oscillator

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee