CN215729742U - Hard disk interface circuit and mainboard - Google Patents
Hard disk interface circuit and mainboard Download PDFInfo
- Publication number
- CN215729742U CN215729742U CN202122092025.7U CN202122092025U CN215729742U CN 215729742 U CN215729742 U CN 215729742U CN 202122092025 U CN202122092025 U CN 202122092025U CN 215729742 U CN215729742 U CN 215729742U
- Authority
- CN
- China
- Prior art keywords
- protocol
- hard disk
- module
- solid state
- interface circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Bus Control (AREA)
- Communication Control (AREA)
Abstract
The utility model discloses a hard disk interface circuit, comprising: the device comprises a control module, a protocol conversion module and a hard disk connection module, wherein the control module is connected with the protocol conversion module, and the protocol conversion module is connected with the hard disk connection module; the hard disk connecting module is used for providing connecting ports of the solid state disks with various protocols for the solid state disks to access; the protocol conversion module is used for detecting a first protocol type of the accessed solid state disk and converting data of the first protocol type of the solid state disk into data of a second protocol type. The scheme can support the conversion of the protocol no matter what kind of protocol is accessed to the solid state disk, thereby facilitating the expansion of the storage capacity by the consumer.
Description
Technical Field
The utility model relates to the technical field of electronic circuits, in particular to a hard disk interface circuit and a mainboard.
Background
At present, with the development of semiconductor technology, Solid State Disks (SSD) gradually replace mechanical hard disks due to their high read/write speed, light and compact shape, and the market share gradually increases. Compared with the traditional 2.5-inch hard disk, the solid state disk with the M.2specification further reduces the volume, so that the solid state disk can be further applied to space-sensitive computer devices such as notebooks, all-in-one machines and the like, and the expansion of the storage capacity of computer equipment is more convenient.
However, the inventor finds in research that m.2 solid state disks in the market at present mainly have two communication protocols, namely SATA and NVME, and when a consumer stores and expands the capacity of its own computer device, the consumer needs to know the type of protocol interface supported by its own device in advance, and then purchases the solid state disk of the corresponding interface type, and when the consumer purchases the hard disk of the wrong type, the capacity expansion cannot be performed, so that the situation is not changed. Meanwhile, in hardware design, some existing motherboards of computer devices do not reserve enough additional NVME or SATA protocol ports, which also makes the motherboards difficult to expand.
Thus, there is a need for improvements in the prior art.
SUMMERY OF THE UTILITY MODEL
In view of the above, there is a need to provide a hard disk interface circuit and a motherboard, in which, compared to the prior art, a solid state disk connection port supporting any protocol, such as NVME and SATA, is reserved in the circuit, and the conversion of the protocol can be supported regardless of the solid state disk accessed to any protocol, so as to facilitate the capacity expansion of the storage capacity by the consumer.
To solve the above problems, the present invention provides a hard disk interface circuit, comprising: the device comprises a control module, a protocol conversion module and a hard disk connection module, wherein the control module is connected with the protocol conversion module, and the protocol conversion module is connected with the hard disk connection module;
the hard disk connecting module is provided with a connecting port of the solid state disk with various protocols and used for the solid state disk to access;
the protocol conversion module is used for detecting a first protocol type of the accessed solid state disk and converting data of the first protocol type of the solid state disk into data of a second protocol type supported by the control module.
Optionally, the hard disk connection module includes an m.2 connector, where the m.2 connector is a connector of an M-KEY rule and provides an m.2 solid state disk connection port of two protocols, namely NVME and SATA.
Optionally, the protocol conversion module includes a protocol detector, a data selector, and a protocol converter;
the control module is a CPU supporting one of NVME (network video ME) or SATA (serial advanced technology attachment) protocols;
the protocol detector is connected with the M.2 connector and used for detecting a protocol supported by the accessed solid state disk, and the detection result is used as output to be connected with the data selection end of the data selector so that the data selector can determine the input end and the output end of the data selector according to the detection result;
the data input end of the data selector comprises a first input end and a second input end, the first input end is connected with the NVME protocol port of the M.2 connector, and the second input end is connected with the SATA protocol port of the M.2 protocol;
the data output end of the data selector comprises a first output end and a second output end, the first output end is connected with the CPU, the second output end is used as the input end of the protocol converter, and the output end of the protocol converter is connected with the CPU.
Optionally, the protocol conversion module is integrated in a MUX chip.
Optionally, the CPU is connected to the MUX chip through a PCIE port; and the MUX chip is connected with the M.2 connector through an NVME signal line and an SATA signal line.
The utility model also provides a mainboard comprising the hard disk interface circuit.
The technical scheme of the embodiment of the utility model has the beneficial effects that:
the hard disk interface circuit provided by the embodiment of the utility model comprises: the device comprises a control module, a protocol conversion module and a hard disk connection module, wherein the control module is connected with the protocol conversion module, and the protocol conversion module is connected with the hard disk connection module; the hard disk connecting module is used for providing connecting ports of the solid state disks with various protocols for the solid state disks to access; the protocol conversion module is used for detecting a first protocol type of an accessed solid state disk, converting data of the first protocol type of the solid state disk into data of a second protocol type supported by the control module, and communicating with the control module; the control module is used for communicating with the accessed solid state disk through the protocol conversion module and the hard disk connecting module. The hard disk interface circuit provided by the embodiment of the utility model reserves a solid state disk connection port supporting any protocol such as NVME, SATA and the like in the circuit, and can support the conversion of the protocol no matter what protocol is accessed into the solid state disk, thereby facilitating the expansion of the storage capacity by consumers.
Drawings
Fig. 1 is a schematic structural diagram of a hard disk interface circuit according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a hard disk interface circuit according to another embodiment of the present invention.
The implementation, functional features and advantages of the objects of the present invention will be further explained with reference to the accompanying drawings.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the utility model and are not intended to limit the utility model. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the description relating to "first", "second", etc. in the present invention is for descriptive purposes only and is not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include at least one such feature. In addition, technical solutions between various embodiments may be combined with each other, but must be realized by a person skilled in the art, and when the technical solutions are contradictory or cannot be realized, such a combination should not be considered to exist, and is not within the protection scope of the present invention.
In the description of the embodiments of the present invention, it is to be understood that, in the description of the present invention, "a plurality" means two or more unless otherwise specified. "and/or" describes the association relationship of the associated objects, meaning that three relationships may exist, e.g., A and/or B. Can represent that: a exists alone, A and B exist simultaneously, and B exists alone.
Referring to fig. 1, in one embodiment of the present invention, a hard disk interface circuit is provided. The embodiment of the utility model provides a hard disk interface circuit, which comprises: the device comprises a control module 101, a protocol conversion module 102 and a hard disk connection module 103, wherein the control module 101 is connected with the protocol conversion module 102, and the protocol conversion module 102 is connected with the hard disk connection module 103.
The hard disk connection module 103 is configured to provide connection ports of the solid state disks with multiple protocols, so that the solid state disks can be accessed; the multiple protocols at least include NVME (non Volatile Memory Host Controller Interface specification) protocol and SATA (Serial ATA) protocol which are widely applied at present.
The protocol conversion module is used for detecting a first protocol type of the solid state disk which is accessed, and converting data of the first protocol type of the solid state disk into data of a second protocol type which is supported by the control module, so that the solid state disk can communicate with the control module. The control module is used for communicating with the accessed solid state disk through the protocol conversion module and the hard disk connecting module.
Referring to FIG. 2, the present invention is illustrated in a more specific embodiment.
Specifically, in the embodiment of fig. 2, the hard disk connection module 103 includes an m.2 connector, where the m.2 connector is an M-KEY rule connector and provides an m.2 solid state disk connection port in both NVME and SATA protocols. Wherein, m.2 refers to a standard connector interface, which is called PCI Express m.2specification in english, and is used to support multiple modules/cards on the same connector.
In the embodiment of fig. 2, the protocol conversion module 102 includes a protocol detector, a data selector, and a protocol converter.
The control module 101 in the embodiment of fig. 2 may be a CPU supporting one of NVME and SATA protocols. The CPU may be connected to the protocol conversion module through, but not limited to, a PCIE (peripheral component interconnect express) bus port.
In the embodiment shown in fig. 2, the protocol detector has a signal detection terminal D1, connected to the m.2 connector, and is configured to detect a protocol supported by an accessed solid state disk, and connect a detection result as an output to a data selection terminal Sel of the data selector. In an alternative embodiment, the protocol detector may be implemented using electrical level measurement electronics. The protocol detector is connected with the M.2 connector, when the NVME signal line is connected with the solid state disk, the first detector detects the voltage of the NVME signal line, and a detection result of detecting the NVME protocol is generated.
The data input end of the data selector comprises a first input end I1 and a second input end I2, the first input end I1 is connected with the NVME protocol port of the M.2 connector, and the second input end I2 is connected with the SATA protocol port of the M.2 protocol.
The data output section of the data selector comprises a first output terminal O1 and a second output terminal O2, the first output terminal O1 is connected to the CPU, the second output terminal O2 is used as the input terminal of the protocol converter, and the output terminal of the protocol converter is connected to the CPU.
The data selector in this embodiment has two input terminals and two output terminals. Optionally, the data selector has a plurality of implementation circuits. This may be achieved, for example, by two "alternative" chips, and either of the alternative chips may select two inputs or two outputs.
In one embodiment, taking the example that the CPU supports the SATA protocol, in the embodiment of fig. 2, the operation principle of the hard disk interface circuit is as follows:
when the protocol detector detects that the accessed solid state disk supports the SATA protocol, the data selector directly outputs the data input by the second input end to the CPU from the first output end.
And when the protocol detector detects that the accessed solid state disk supports the NVME protocol, the data selector outputs the data input by the first input end to the protocol converter, and the data is output to the CPU after the protocol converter completes the protocol conversion.
In another embodiment, when the CPU supports the NVME protocol, the operation principle of the circuit is similar to that of the previous embodiment, and will not be described herein again.
The hard disk interface circuit in the above embodiment of the present invention may be integrated in a motherboard.
The technical scheme of the embodiment of the utility model has the beneficial effects that:
the hard disk interface circuit provided by the embodiment of the utility model comprises: the device comprises a control module, a protocol conversion module and a hard disk connection module, wherein the control module is connected with the protocol conversion module, and the protocol conversion module is connected with the hard disk connection module; the hard disk connecting module is used for providing connecting ports of the solid state disks with various protocols for the solid state disks to access; the protocol conversion module is used for detecting a first protocol type of an accessed solid state disk, converting data of the first protocol type of the solid state disk into data of a second protocol type, and communicating with the control module; the control module is used for communicating with the accessed solid state disk through the protocol conversion module and the hard disk connecting module. The hard disk interface circuit provided by the embodiment of the utility model reserves a solid state disk connection port supporting any protocol such as NVME, SATA and the like in the circuit, and can support the conversion of the protocol no matter what protocol is accessed into the solid state disk, thereby facilitating the expansion of the storage capacity by consumers.
In the embodiments provided in the present invention, it should be understood that the disclosed apparatus, device and method can be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the modules is only one logical functional division, and other divisions may be realized in practice.
The modules described as separate parts may or may not be physically separate, and parts displayed as modules may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of the present embodiment.
In addition, functional modules in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit. The integrated unit can be realized in a form of hardware, or in a form of hardware plus a software functional module.
It will be evident to those skilled in the art that the utility model is not limited to the details of the foregoing illustrative embodiments, and that the present invention may be embodied in other specific forms without departing from the spirit or essential attributes thereof.
The present embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the utility model being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein. Any reference signs in the claims shall not be construed as limiting the claim concerned.
Furthermore, it is obvious that the word "comprising" does not exclude other elements or steps, and the singular does not exclude the plural. A plurality of units or means recited in the system claims may also be implemented by one unit or means in software or hardware. The terms second, etc. are used to denote names, but not any particular order.
Finally, it should be noted that the above embodiments are only for illustrating the technical solutions of the present invention and not for limiting, and although the present invention is described in detail with reference to the preferred embodiments, it should be understood by those skilled in the art that modifications or equivalent substitutions may be made on the technical solutions of the present invention without departing from the spirit and scope of the technical solutions of the present invention.
Claims (6)
1. A hard disk interface circuit, comprising: the device comprises a control module, a protocol conversion module and a hard disk connection module, wherein the control module is connected with the protocol conversion module, and the protocol conversion module is connected with the hard disk connection module;
the hard disk connecting module is provided with a connecting port of the solid state disk with various protocols and used for the solid state disk to access;
the protocol conversion module comprises a protocol detector, a data selector and a protocol converter, the protocol detector is connected with the hard disk connection module and the data selector, the data selector is connected with the protocol converter and the control module, and the protocol converter is connected with the control module.
2. The hard disk interface circuit of claim 1, wherein the hard disk connection module comprises an m.2 connector, and the m.2 connector is an M-KEY rule connector and provides an m.2 solid state disk connection port for NVME and SATA protocols.
3. The hard disk interface circuit of claim 2, wherein the control module is a CPU supporting one of NVME or SATA protocols;
the protocol detector is connected with the M.2 connector and used for detecting a protocol supported by the accessed solid state disk, and the detection result is used as output to be connected with the data selection end of the data selector so that the data selector can determine the input end and the output end of the data selector according to the detection result;
the data input end of the data selector comprises a first input end and a second input end, the first input end is connected with the NVME protocol port of the M.2 connector, and the second input end is connected with the SATA protocol port of the M.2 protocol;
the data output end of the data selector comprises a first output end and a second output end, the first output end is connected with the CPU, the second output end is used as the input end of the protocol converter, and the output end of the protocol converter is connected with the CPU.
4. The hard disk interface circuit of claim 3, wherein the protocol conversion module is integrated into a MUX chip.
5. The hard disk interface circuit of claim 4, wherein the CPU is connected to the MUX chip via a PCIE port; and the MUX chip is connected with the M.2 connector through an NVME signal line and an SATA signal line.
6. A motherboard comprising the hard disk interface circuit of any one of claims 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202122092025.7U CN215729742U (en) | 2021-08-31 | 2021-08-31 | Hard disk interface circuit and mainboard |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202122092025.7U CN215729742U (en) | 2021-08-31 | 2021-08-31 | Hard disk interface circuit and mainboard |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN215729742U true CN215729742U (en) | 2022-02-01 |
Family
ID=80010766
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202122092025.7U Active CN215729742U (en) | 2021-08-31 | 2021-08-31 | Hard disk interface circuit and mainboard |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN215729742U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117407348A (en) * | 2023-12-15 | 2024-01-16 | 成都电科星拓科技有限公司 | PCIe self-adaptive switching method and device, storage medium and electronic equipment |
-
2021
- 2021-08-31 CN CN202122092025.7U patent/CN215729742U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117407348A (en) * | 2023-12-15 | 2024-01-16 | 成都电科星拓科技有限公司 | PCIe self-adaptive switching method and device, storage medium and electronic equipment |
| CN117407348B (en) * | 2023-12-15 | 2024-03-22 | 成都电科星拓科技有限公司 | PCIe self-adaptive switching method and device, storage medium and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112463667B (en) | PCIE card insertion form hard disk expansion device and electronic equipment | |
| CN211427190U (en) | Server circuit and mainboard based on Feiteng treater 2000+ | |
| US6665764B2 (en) | Hubless docking station having USB ports | |
| US10317973B2 (en) | Peripheral device expansion card system | |
| CN110543404A (en) | Server, hard disk lighting method and system and computer readable storage medium | |
| US5832238A (en) | Enabling PCI configuration space for multiple functions | |
| CN108170620A (en) | A kind of server hard disk extension system and method, hard disk signal enhancing method | |
| CN213365380U (en) | Server mainboard and server | |
| CN215729742U (en) | Hard disk interface circuit and mainboard | |
| CN111949457A (en) | Server fault chip detection method and device | |
| CN204347812U (en) | A kind of server stores circuit based on FPGA | |
| CN115686153A (en) | Memory module and electronic equipment | |
| CN220473935U (en) | PCIE (peripheral component interface express) expansion system supporting identification detection | |
| CN114003528A (en) | OCP switching card, switching system and switching method | |
| CN112306938A (en) | Hot plug method and device for OCP card and multi-host card | |
| CN110851389A (en) | Interface expansion method, expansion network card and server applied by expansion network card | |
| US20160147699A1 (en) | Method and system for a flexible interconnect media in a point-to-point topography | |
| CN216388068U (en) | PCIE interface verification board and test system | |
| CN115129552A (en) | Method, device, equipment and storage medium for monitoring transmission state of I2C bus | |
| CN112463692B (en) | Hard disk identification device and method | |
| CN114265731A (en) | PCIE interface verification board, test system and test method | |
| CN211149439U (en) | OCP keysets and support NVME's OCP switching system | |
| CN204189089U (en) | A kind of server | |
| CN211124265U (en) | Intelligent POS core mainboard capable of being plugged and defined with physical interface | |
| CN210640452U (en) | Adapter card of special-shaped memory card |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |