CN212085805U - Circuit for restraining peak voltage and electrical equipment applying circuit - Google Patents

Circuit for restraining peak voltage and electrical equipment applying circuit Download PDF

Info

Publication number
CN212085805U
CN212085805U CN202020641446.3U CN202020641446U CN212085805U CN 212085805 U CN212085805 U CN 212085805U CN 202020641446 U CN202020641446 U CN 202020641446U CN 212085805 U CN212085805 U CN 212085805U
Authority
CN
China
Prior art keywords
module
circuit
resistor
signal
switch tube
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202020641446.3U
Other languages
Chinese (zh)
Inventor
杨坤树
彭国平
史奔
段博
徐元龙
白代兵
孟庆良
吕作河
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Anpu Electric Power Technology Co ltd
Guangdong Mingyang Longyuan Power Electronics Co Ltd
Original Assignee
Guangdong Anpu Electric Power Technology Co ltd
Guangdong Mingyang Longyuan Power Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Anpu Electric Power Technology Co ltd, Guangdong Mingyang Longyuan Power Electronics Co Ltd filed Critical Guangdong Anpu Electric Power Technology Co ltd
Priority to CN202020641446.3U priority Critical patent/CN212085805U/en
Application granted granted Critical
Publication of CN212085805U publication Critical patent/CN212085805U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Inverter Devices (AREA)

Abstract

The utility model discloses a restrain peak voltage's circuit and use its electrical equipment, include: the input end of the trigger signal generation module is connected with an external control signal so as to generate a trigger signal according to the external control signal; the first input end of the superposition module is connected with the output end of the trigger signal generation module, the second input end of the superposition module is connected with an external control signal, the superposition module superposes the trigger signal and the external control signal to form a pre-turn-off part on the external control signal and further converts the pre-turn-off part into a graded turn-off signal, and the output end of the superposition module is connected with the control end of an external power switch tube. The trigger signal and the external control signal are overlapped through the overlapping module to form a pre-turn-off part on the external control signal, and then the pre-turn-off part is converted into a graded turn-off signal, so that the graded turn-off effect is realized, the magnitude of spike voltage generated by turn-off can be reduced, elements in a protection circuit can be protected, and the reliability is improved.

Description

Circuit for restraining peak voltage and electrical equipment applying circuit
Technical Field
The utility model relates to a power switch tube control field, in particular to restrain peak voltage's circuit and use its electrical equipment.
Background
The power switch tube is an important element in modern electronic technology, and is widely applied to various power control conversion circuits, such as an inverter circuit. However, the power switching tube generates a peak voltage when being turned off, and the peak voltage may affect or even damage the power switching tube and other elements in the circuit.
In the prior art, the scheme generally adopted for suppressing the spike voltage is as follows: 1. stray inductance of the busbar is reduced; 2. adding an absorption capacitor; 3. an active clamp circuit is added. However, reducing stray inductance of the busbar in the scheme 1 increases material cost, and meanwhile, the method can only reduce peak voltage to a threshold point, so that a low peak voltage value still exists when the actual power switch tube is applied during operation; the scheme 2 is added with an absorption capacitor, so that the problem of voltage oscillation is easily caused, and the reliability of the circuit is reduced; the cost of adding an active clamp circuit in the scheme 3 is high, the requirement of the circuit is as short as possible, otherwise, the required function is difficult to realize, the difficulty in design is increased, and in addition, when the bus voltage is greater than the threshold voltage of the active clamp, the shutdown failure of the power switch tube can be directly caused.
Based on the above measures, the problem of the peak voltage of the power switching tube cannot be effectively solved, and a new solution is provided at present, that is, the power switching tube is gradually turned off in a graded turn-off manner to reduce the peak voltage. However, in the current technical means, there is no efficient and feasible circuit structure for forming the step-off signal.
SUMMERY OF THE UTILITY MODEL
The utility model discloses aim at solving one of the technical problem that exists among the prior art at least. Therefore, the utility model provides a restrain circuit of peak voltage and use its electrical equipment, it produces the module through trigger signal and produces trigger signal, and the stack module forms hierarchical turn-off signal according to trigger signal to external control signal processing, and hierarchical turn-off signal control power switch tube realizes the effect of hierarchical shutoff, reduces peak voltage size.
According to the utility model discloses a circuit of suppression spike voltage of first aspect embodiment includes: the input end of the trigger signal generation module is connected with an external control signal so as to generate a trigger signal according to the external control signal; the first input end of the superposition module is connected with the output end of the trigger signal generation module, the second input end of the superposition module is connected with an external control signal, the superposition module superposes the trigger signal and the external control signal to form a pre-turn-off part on the external control signal so as to convert the pre-turn-off part into a graded turn-off signal, and the output end of the superposition module is connected with the control end of an external power switch tube.
According to the utility model discloses restrain circuit of peak voltage has following beneficial effect at least: the trigger signal is generated through the trigger signal generation module, the superposition module superposes the trigger signal and an external control signal to form a pre-turn-off part on the external control signal, the pre-turn-off part is further converted into a graded turn-off signal to be output, the graded turn-off signal controls the power switch tube to pass through the pre-turn-off process before the power switch tube is controlled to be turned off completely, namely, the turn-on degree of the power switch tube is reduced, and then the power switch tube is turned off completely. With this structure, produce hierarchical shutoff signal and realize the effect of hierarchical shutoff, can reduce the size that the shutoff produced peak voltage, avoid once only shutting off and produce great peak voltage, be favorable to protecting the component in the circuit, maintain the normal work of circuit, improve the reliability.
According to the utility model discloses a some embodiments, trigger signal produces the module and includes delay unit and contrast arithmetic unit, the input and the external control signal of delay unit are connected, the first input of contrast arithmetic unit with the output of delay unit is connected, the second input and the external control signal of contrast arithmetic unit are connected, the output of contrast arithmetic unit with the first input of stack module is connected.
According to some embodiments of the present invention, the delay unit includes a resistor R1 and a capacitor C1, one end of the resistor R1 is connected to an external control signal, the other end of the resistor R1 is connected to one end of the capacitor C1 and the first input terminal of the contrast operation unit, and the other end of the capacitor C1 is grounded.
According to some embodiments of the present invention, the contrast operation unit comprises a phase inverter U1 and a nor gate U3, the input of the phase inverter U1 is connected to the output of the delay unit, the output of the phase inverter U1 is connected to the first input of the nor gate U3, the second input of the nor gate U3 is connected to the output of the delay unit, and the output of the nor gate U3 is connected to the first input of the superposition module.
According to some embodiments of the invention, the superposition module comprises a switching tube U5, a resistor R6, a resistor R7, and a resistor R8; one end of the resistor R6 is connected with the output end of the delay unit, and the other end of the resistor R6 is respectively connected with one end of the resistor R8 and the control end of the external power switch tube; one end of the resistor R7 is connected with the output end of the NOR gate U3, and the other end of the resistor R7 is connected with the control end of the switch tube U5; the input end of the switch tube U5 is connected with the other end of the resistor R8, and the output end of the switch tube U5 is grounded.
According to some embodiments of the present invention, still include phase inverter U2, the input of phase inverter U2 with the output of phase inverter U1 is connected, the output of phase inverter U2 with the one end of resistance R6 is connected, phase inverter U1 and phase inverter U2 are schmitt phase inverter.
According to the utility model discloses a some embodiments still include the adjusting module, the adjusting module's input with the output of stack module is connected in order to adjust the amplitude of hierarchical turn-off signal, the output of adjusting module is connected with the control end of external power switch pipe.
According to some embodiments of the utility model, the regulation module includes switch tube U4, resistance R9 and resistance R10, switch tube U4's control end with the output of stack module is connected, switch tube U4's input is connected with the feed end, switch tube U4's output with resistance R9's one end is connected, resistance R9's the other end respectively with resistance R10's one end and external power switch tube's control end are connected, resistance R10's the other end ground connection.
According to the utility model discloses an electrical equipment of second aspect embodiment, including power switch tube, control module and foretell circuit of restraining peak voltage, control module's output respectively with trigger signal produces the module and the input of stack module is connected, the output of stack module with power switch tube's control end is connected, power switch tube's input and power supply end are connected, power switch tube's output and external load are connected.
According to the utility model discloses electrical equipment has following beneficial effect at least: the control module generates a control signal and transmits the control signal to the power switching tube through the grading turn-off circuit so as to control the period of turn-on and turn-off of the power switching tube, thereby achieving the purpose of adjusting the output power and meeting the working requirement of the load. In addition, the trigger module generates a trigger signal, the superposition module superposes the trigger signal and the control signal to form a graded turn-off signal, and the graded turn-off signal is transmitted to the power switch tube, so that graded turn-off control is realized, peak voltage can be effectively inhibited, devices in the circuit are prevented from being damaged due to the peak voltage, and reliability is improved.
According to some embodiments of the utility model, the power switch tube is IGBT, IGBT's collecting electrode is connected with the feeder ear, IGBT's projecting pole is connected with external load, IGBT's grid with the output of stack module is connected.
Additional aspects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.
Drawings
The above and/or additional aspects and advantages of the present invention will become apparent and readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
fig. 1 is a circuit diagram of one embodiment of the present invention;
FIG. 2 is a circuit diagram of one embodiment of the present invention connected to a waveform detector;
FIG. 3 is a schematic diagram of a waveform of a detection signal of the waveform detector shown in FIG. 2;
FIG. 4 is a schematic diagram showing a waveform of a detection signal of the waveform detector shown in FIG. 2 after the resistance value of the resistor R8 is changed;
fig. 5 is a schematic diagram of a signal waveform in an actual test according to an embodiment of the present invention.
Detailed Description
Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the same or similar elements or elements having the same or similar function throughout. The embodiments described below with reference to the drawings are exemplary only for the purpose of explaining the present invention, and should not be construed as limiting the present invention.
In the description of the present invention, it should be understood that the orientation or positional relationship indicated with respect to the orientation description, such as up, down, front, rear, left, right, etc., is based on the orientation or positional relationship shown in the drawings, and is only for convenience of description and simplification of description, and does not indicate or imply that the device or element referred to must have a specific orientation, be constructed and operated in a specific orientation, and thus, should not be construed as limiting the present invention.
In the description of the present invention, if there are first and second descriptions for distinguishing technical features, they are not to be understood as indicating or implying relative importance or implicitly indicating the number of indicated technical features or implicitly indicating the precedence of the indicated technical features.
In the description of the present invention, unless there is an explicit limitation, the words such as setting, installation, connection, etc. should be understood in a broad sense, and those skilled in the art can reasonably determine the specific meanings of the above words in combination with the specific contents of the technical solution.
Referring to fig. 1 and 2, a circuit for suppressing spike voltage according to an embodiment of the present invention includes: the trigger signal generating module 200, an input end of the trigger signal generating module 200 is connected with an external control signal to generate a trigger signal according to the external control signal; the first input end of the superposition module 300 is connected with the output end of the trigger signal generation module 200, the second input end of the superposition module 300 is connected with the external control signal, the superposition module 300 processes the external control signal according to the trigger signal to form a graded turn-off signal, and the output end of the superposition module 300 is connected with the control end of the external power switch tube 100.
The trigger signal is generated by the trigger signal generating module 200, the superposition module 300 superposes the trigger signal and the external control signal to form a pre-turn-off part on the external control signal, and then the pre-turn-off part is converted into a step-by-step turn-off signal to be output, before the step-by-step turn-off signal controls the power switching tube 100 to be completely turned off, the power switching tube 100 is controlled to pass through the pre-turn-off process, that is, the turn-on degree of the power switching tube 100 is reduced, and then the power switching tube 100 is. With this structure, produce hierarchical shutoff signal and realize the effect of hierarchical shutoff, can reduce the size that the shutoff produced peak voltage, avoid once only shutting off and produce great peak voltage, be favorable to protecting the component in the circuit, maintain the normal work of circuit, improve the reliability.
Referring to fig. 1 and 2, in some embodiments of the present invention, the trigger signal generating module 200 includes a delay unit 210 and a comparison operation unit 220, an input end of the delay unit 210 is connected to an external control signal, a first input end of the comparison operation unit 220 is connected to an output end of the delay unit 210, a second input end of the comparison operation unit 220 is connected to the external control signal, and an output end of the comparison operation unit 220 is connected to a first input end of the superposition module 300.
The delay unit 210 delays the external control signal to generate a delay signal, the comparison operation unit 220 compares the external control signal with the delay signal, and generates a trigger signal at an interval part of two turn-off moments according to the turn-off moment of the external control signal and the turn-off moment of the delay signal.
Referring to fig. 1 and 2, in some embodiments of the present invention, the delay unit 210 includes a resistor R1 and a capacitor C1, one end of the resistor R1 is connected to an external control signal, the other end of the resistor R1 is connected to one end of the capacitor C1 and the first input end of the comparison operation unit 220, and the other end of the capacitor C1 is grounded.
The input external control signal is delayed through the RC delay circuit, the delay time can be adjusted through the resistance value of the resistor R1 and the capacitance value of the capacitor C1, the structure is simple, the implementation is convenient, and the cost is low. The delay unit 210 may also be a conventional delay circuit mainly composed of a delay relay, or other embodiments.
Referring to fig. 1 and 2, in some embodiments of the present invention, the comparison operation unit 220 includes a phase inverter U1 and a nor gate U3, an input terminal of the phase inverter U1 is connected to an output terminal of the delay unit 210, an output terminal of the phase inverter U1 is connected to a first input terminal of a nor gate U3, a second input terminal of a nor gate U3 is connected to an output terminal of the delay unit 210, and an output terminal of a nor gate U3 is connected to a first input terminal of the superposition module 300.
The waveform of the delay signal is inverted by the inverter U1, so that the inverted delay signal before the turn-off time becomes low level, the external control signal after the turn-off time also becomes low level, and the nor gate U3 outputs high level when both the inputs are low level, so that the external signal and the inverted delay signal are input to the nor gate U3, and the nor gate U3 outputs high level between the turn-off time of the external control signal and the turn-off time of the inverted delay signal, thereby forming the trigger signal.
The signal width of the trigger signal is determined by the external control signal and the turn-off time interval of the delay signal, and the turn-off time of the delay signal is determined by the delay value of the RC delay circuit.
The comparison operation unit 220 may also be an embodiment of a logic gate device including an inverter and a nand gate, etc. to generate the trigger signal.
Referring to fig. 1 and 2, in some embodiments of the present invention, the stacking module 300 includes a switching tube U5, a resistor R6, a resistor R7, and a resistor R8; one end of the resistor R6 is connected to the output end of the delay unit 210, and the other end of the resistor R6 is connected to one end of the resistor R8 and the control end of the power switch tube 100, respectively; one end of the resistor R7 is connected with the output end of the NOR gate U3, and the other end of the resistor R7 is connected with the control end of the switch tube U5; the input end of the switch tube U5 is connected with the other end of the resistor R8, and the output end of the switch tube U5 is grounded.
The external control signal is processed by the delay unit 210 to form a delay signal, and the delay signal is transmitted to the control end of the power switch tube 100, and the on/off period and the duty ratio of the delay signal for controlling the power switch tube 100 are the same as those of the external control signal, so that the delay signal only has a time delay, and the control effect of the delay signal on the power switch tube 100 is the same as that of the external control signal. On the basis of controlling the on and off of the power switch tube 100 by the delay signal, before the power switch tube 100 is controlled to be completely turned off by the delay signal, the trigger signal is turned on by the control switch tube U5 to pull down the voltage between the resistor R6 and the resistor R8, i.e., the amplitude of the delay signal, so that the on degree of the power switch tube 100 is reduced, the effect of graded off is realized, and the peak voltage is smaller when the power switch tube 100 is completely turned off. Through the mode, the delay signal and the trigger signal are superposed to generate the graded turn-off signal, and the structure is simple and easy to implement.
Through the resistance size of adjusting resistance R8, can the voltage drop on the control resistance R8, and then adjust hierarchical turn-off signal in the relative size of the voltage amplitude of partial voltage amplitude and other parts of switching-off in advance, and the turn-on degree of power switch tube 100 is controlled to the voltage amplitude size of the partial voltage amplitude of switching-off in advance, can adjust the turn-on degree of power switch tube 100 in the in-process of switching-off in advance promptly through adjusting resistance R8, with this can be according to practical application's demand, set up the reasonable resistance of resistance R8, with the turn-on degree of control power switch tube 100 in the in-process of switching-off in advance.
In some embodiments, one end of the resistor R6 may be directly connected to the external control signal, in which case, the external control signal is superimposed with the trigger signal without being delayed, and since the turn-off time of the external control signal is the same as the high-level abrupt change time of the trigger signal, the switch tube U5 needs to be pulled high. Namely, the input end of the switch tube U5 is connected with the power supply end, the output end of the switch tube U5 is respectively connected with the other end of the resistor R6 and one end of the resistor R8, and the other end of the resistor R8 is grounded, so that when the trigger signal controls the switch tube U5 to be switched on, the voltage between the resistor R6 and the resistor R8 can be increased, and thus, the external control signal and the trigger signal are superposed to form a graded turn-off signal.
Referring to fig. 1 and 2, in some embodiments of the present invention, the present invention further includes a phase inverter U2, an input terminal of the phase inverter U2 is connected to an output terminal of the phase inverter U1, an output terminal of the phase inverter U2 is connected to one end of the resistor R6, and the phase inverter U1 and the phase inverter U2 are schmitt phase inverters.
In the comparison operation unit 220, the inverter U1 is a schmitt inverter, which is beneficial to trimming the input delay signal, preventing the waveform change of the delay signal caused by factors such as interference and the like, and improving the reliability of the circuit. In addition, the delay signal needs to be transmitted to the control end of the power switch tube 100, the inverter U2 obtains the inverted delay signal from the output end of the inverter U1, and then restores the delayed signal, and since the inverter U2 is also a schmitt inverter, the waveform of the delay signal can be modified, so that when the delay signal is transmitted to the control end of the power switch tube 100 through the inverter U1 and the inverter U2, the waveform can be kept unchanged, and the anti-interference capability and reliability can be improved.
Referring to fig. 1 and 2, in some embodiments of the present invention, the power switch further includes an adjusting module 400, an input end of the adjusting module 400 is connected to an output end of the superimposing module 300 to adjust an amplitude of the step-off signal, and an output end of the adjusting module 400 is connected to a control end of the power switch 100.
Since the delay signal and the trigger signal are superimposed to form the step-off signal, there may be a problem that the voltage amplitude of the step-off signal is not adapted to the driving voltage range of the power switching tube 100, so that the step-off signal is adjusted by the adjusting module 400, so that the signal amplitude of the step-off signal meets the requirement of driving the power switching tube 100, which is beneficial to making the power switching tube 100 work more stably and improving the reliability.
Referring to fig. 1 and 2, in some embodiments of the present invention, the adjusting module 400 includes a switch tube U4, a resistor R9 and a resistor R10, the control end of the switch tube U4 is connected to the output end of the stacking module 300, the input end of the switch tube U4 is connected to the power supply end, the output end of the switch tube U4 is connected to one end of a resistor R9, the other end of the resistor R9 is connected to one end of the resistor R10 and the control end of the power switch tube 100, and the other end of the resistor R10 is grounded.
The step-off signal is transmitted to the control end of the switching tube U4 to control the on and off of the switching tube U4, the current generated by the on and off of the switching tube U4 flows through the resistor R9 and the resistor R10, and a signal with proper amplitude is formed between the resistor R9 and the resistor R10, and the signal is consistent with the waveform of the step-off signal, so that the effect of adjusting the voltage amplitude of the step-off signal can be realized.
The switching tube U4 and the switching tube U5 may be common transistors or fets.
Referring to fig. 2 and 3, the step-off circuit is detected by a waveform detector, and in fig. 3, a channel 1 is an external control signal waveform; channel 2 is the delayed signal waveform at the output of delay unit 210; the channel 3 is a trigger signal waveform of the output end of the comparison processing unit; the channel 4 is a graded turn-off signal waveform obtained by superposing the trigger signal and the delay signal. As is clear from the figure, the waveforms and signal widths of the external control signal and the delay signal are the same, and the effect achieved by controlling the power switching tube 100 based on the delay signal is the same as the effect achieved by the external control signal. The turn-off time of the trigger signal and the delay signal is kept consistent, so that the turn-off time of the power switch tube 100 is not influenced after superposition.
Referring to fig. 3 and 4, fig. 4 is a signal waveform after the resistance value of the resistor R8 is adjusted, and it can be clearly seen from comparing fig. 3 and 4 that the resistance value of the adjusting resistor R8 can change the signal amplitude of the step turn-off signal at the pre-turn-off portion, so as to control the conduction degree of the power switching tube 100 during pre-turn-off, and therefore, the resistance value of the resistor R8 is adjusted according to the actual application condition, so as to meet the actual use requirement.
Referring to fig. 5, fig. 5 shows a signal waveform of an actual test, specifically, the power switching tube 100 is an IGBT, the number of the IGBTs is two, and the IGBTs form a half-bridge structure, such as a bridge arm in a common inverter circuit, and a test condition simulates an extreme condition when the upper IGBT and the lower IGBT are in a through short circuit. The channel 1 is a control end signal waveform of the upper IGBT, namely the stepped turn-off signal waveform; the channel 2 is a voltage signal waveform between a collector and an emitter of the upper IGBT; the channel 3 is a current signal waveform flowing through the upper IGBT and the lower IGBT; channel 4 is the voltage signal waveform between the collector and emitter of the lower IGBT. The control end signal waveform of the lower IGBT is the same as that of the upper IGBT, and is not shown in the figure.
As can be clearly understood from fig. 5, the upper IGBT and the lower IGBT are turned off in a step-by-step turn-off manner, in the pre-turn-off process, although the voltage waveform between the collector and the emitter of the IGBT may have a peak voltage, the amplitude is small, and in the pre-turn-off process, because the turn-on degree of the IGBT is reduced, the voltage between the collector and the emitter of the IGBT is reduced, when the IGBT is turned off completely, although a large peak voltage may appear, the maximum value of the peak voltage may not exceed the maximum voltage value when the IGBT is turned on, therefore, the peak voltage generated when the IGBT is turned off completely may not damage the device, the magnitude of the current flowing through the IGBT is also reduced along with the pre-turn-off process of the IGBT, and finally the waveform. Therefore, the process can intuitively realize that the power switch tube 100 is controlled to be switched off in a graded switching-off mode, the peak voltage can be effectively reduced, the effect of protecting devices in the circuit is achieved, and the reliability of the circuit is improved.
The utility model discloses an restrain circuit of peak voltage uses the effect that hardware self function realized shutting off in grades, need not to use programmable components and parts, simple structure, convenient to use.
According to the utility model discloses an electrical equipment of second aspect embodiment, including power switch tube 100, control module and the circuit of restraining peak voltage in the above-mentioned embodiment, control module's output is connected with trigger signal generation module 200's input and stack module 300's input respectively, and stack module 300's output is connected with power switch tube 100's control end, and power switch tube 100's input is connected with the feed end, and power switch tube 100's output and external load are connected.
The control module generates a control signal and transmits the control signal to the power switching tube 100 through the graded turn-off circuit so as to control the on-off period of the power switching tube 100, thereby achieving the purpose of adjusting the output power and meeting the working requirement of the load. In addition, the trigger module generates a trigger signal, the superposition module superposes the trigger signal and the control signal to form a graded turn-off signal, and the graded turn-off signal is transmitted to the power switch tube 100, so that graded turn-off control is realized, peak voltage can be effectively inhibited, devices in the circuit are prevented from being damaged due to the peak voltage, and reliability is improved.
Referring to fig. 1 and 2, in some embodiments of the present invention, the power switch 100 is an IGBT, a collector of the IGBT is connected to a power supply terminal, an emitter of the IGBT is connected to an external load, and a gate of the IGBT is connected to an output terminal of the stack module 300.
The power switch tube 100 has the advantages of high input impedance, low conduction voltage drop and high response speed by adopting the IGBT, and the whole performance of the electrical equipment is improved by using the IGBT.
The invention is not limited to the above embodiments, and those skilled in the art can make equivalent modifications or substitutions without departing from the spirit of the invention, and such equivalent modifications or substitutions are included in the scope defined by the claims of the present application.

Claims (10)

1. A circuit for suppressing spike voltages, comprising:
the trigger signal generating module (200), the input end of the trigger signal generating module (200) is connected with the external control signal, so as to generate the trigger signal according to the external control signal;
the power supply circuit comprises a superposition module (300), wherein a first input end of the superposition module (300) is connected with an output end of a trigger signal generation module (200), a second input end of the superposition module (300) is connected with an external control signal, the superposition module (300) processes the external control signal according to the trigger signal to form a graded turn-off signal, and an output end of the superposition module (300) is connected with a control end of an external power switch tube (100).
2. The circuit of claim 1, wherein: the trigger signal generation module (200) comprises a delay unit (210) and a comparison operation unit (220), wherein the input end of the delay unit (210) is connected with an external control signal, the first input end of the comparison operation unit (220) is connected with the output end of the delay unit (210), the second input end of the comparison operation unit (220) is connected with the external control signal, and the output end of the comparison operation unit (220) is connected with the first input end of the superposition module (300).
3. The circuit of claim 2, wherein: the delay unit (210) comprises a resistor R1 and a capacitor C1, one end of the resistor R1 is connected with an external control signal, the other end of the resistor R1 is respectively connected with one end of the capacitor C1 and the first input end of the comparison operation unit (220), and the other end of the capacitor C1 is grounded.
4. The circuit of claim 2, wherein: the comparison operation unit (220) comprises an inverter U1 and a NOR gate U3, wherein the input end of the inverter U1 is connected with the output end of the delay unit (210), the output end of the inverter U1 is connected with the first input end of the NOR gate U3, the second input end of the NOR gate U3 is connected with the output end of the delay unit (210), and the output end of the NOR gate U3 is connected with the first input end of the superposition module (300).
5. The circuit of claim 4, wherein the circuit further comprises: the superposition module (300) comprises a switch tube U5, a resistor R6, a resistor R7 and a resistor R8;
one end of the resistor R6 is connected with the output end of the delay unit (210), and the other end of the resistor R6 is respectively connected with one end of the resistor R8 and the control end of the external power switch tube (100);
one end of the resistor R7 is connected with the output end of the NOR gate U3, and the other end of the resistor R7 is connected with the control end of the switch tube U5;
the input end of the switch tube U5 is connected with the other end of the resistor R8, and the output end of the switch tube U5 is grounded.
6. The circuit of claim 5, wherein the circuit further comprises: the inverter further comprises an inverter U2, the input end of the inverter U2 is connected with the output end of the inverter U1, the output end of the inverter U2 is connected with one end of the resistor R6, and the inverter U1 and the inverter U2 are both Schmidt inverters.
7. The circuit of claim 1, wherein: the power supply circuit further comprises an adjusting module (400), wherein the input end of the adjusting module (400) is connected with the output end of the superposition module (300) so as to adjust the amplitude of the graded turn-off signal, and the output end of the adjusting module (400) is connected with the control end of the external power switch tube (100).
8. The circuit of claim 7, wherein the circuit further comprises: adjusting module (400) includes switch tube U4, resistance R9 and resistance R10, switch tube U4's control end with the output of stack module (300) is connected, switch tube U4's input and feed end are connected, switch tube U4's output with resistance R9's one end is connected, resistance R9's the other end respectively with resistance R10's one end and external power switch tube (100)'s control end are connected, resistance R10's the other end ground connection.
9. An electrical device, characterized in that: the circuit for suppressing spike voltage according to any one of claims 1 to 8, comprising a power switch (100), a control module, and the circuit for suppressing spike voltage according to any one of claims 1 to 8, wherein an output terminal of the control module is connected to input terminals of the trigger signal generation module (200) and the superposition module (300), an output terminal of the superposition module (300) is connected to a control terminal of the power switch (100), an input terminal of the power switch (100) is connected to a power supply terminal, and an output terminal of the power switch (100) is connected to an external load.
10. The electrical device of claim 9, wherein: the power switch tube (100) is an IGBT, a collector electrode of the IGBT is connected with a power supply end, an emitter electrode of the IGBT is connected with an external load, and a grid electrode of the IGBT is connected with an output end of the superposition module (300).
CN202020641446.3U 2020-04-24 2020-04-24 Circuit for restraining peak voltage and electrical equipment applying circuit Active CN212085805U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202020641446.3U CN212085805U (en) 2020-04-24 2020-04-24 Circuit for restraining peak voltage and electrical equipment applying circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202020641446.3U CN212085805U (en) 2020-04-24 2020-04-24 Circuit for restraining peak voltage and electrical equipment applying circuit

Publications (1)

Publication Number Publication Date
CN212085805U true CN212085805U (en) 2020-12-04

Family

ID=73596122

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202020641446.3U Active CN212085805U (en) 2020-04-24 2020-04-24 Circuit for restraining peak voltage and electrical equipment applying circuit

Country Status (1)

Country Link
CN (1) CN212085805U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114844492A (en) * 2022-07-05 2022-08-02 深圳芯能半导体技术有限公司 Two-stage turn-off gate drive circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114844492A (en) * 2022-07-05 2022-08-02 深圳芯能半导体技术有限公司 Two-stage turn-off gate drive circuit
CN114844492B (en) * 2022-07-05 2022-09-30 深圳芯能半导体技术有限公司 Two-stage turn-off gate drive circuit

Similar Documents

Publication Publication Date Title
US8625243B2 (en) Multi-functional solid state power controller
CN103386934B (en) The electric supply installation of vehicle electronic device and method
CN109768719B (en) Drive control circuit board and air conditioner
CN113676029B (en) Active clamp circuit based on IGBT
US8792215B2 (en) Switch unit and power generation system thereof
CN104518697A (en) Current limit control method and current limit control device of three-level inverter
CN111654272B (en) Drive control circuit
CN114825894B (en) Wave-by-wave current limiting control method and device for Heric inverter circuit and inverter
CN113507200B (en) Power converter and driving circuit thereof
EP3920359B1 (en) Inverter device and power supply system
CN212085805U (en) Circuit for restraining peak voltage and electrical equipment applying circuit
JP2014183680A (en) Short circuit current protection device
CN212413046U (en) Soft-off active clamping protection circuit and power supply system
CN111478559A (en) Graded turn-off circuit and electrical equipment applying same
Isik et al. Fault-tolerant control and isolation method for npc-based afec using series-connected 10kv sic mosfets
CN108418187B (en) Power conversion circuit, driving circuit thereof and output short circuit protection method
CN209748179U (en) rail transit IGBT full-time protection driver
CN111585251A (en) Short-circuit protection device and method for I-type three-level APF
CN112019010A (en) Soft-off active clamping protection circuit and power supply system
CN104393571A (en) IGBT module over-current protection system
CN219657763U (en) Abnormality alarm system of photovoltaic power station
CN208094431U (en) A kind of ACRCD clamp circuits preventing single-phase photovoltaic inversion topology power pipe over-voltage breakdown
CN212323718U (en) Short-circuit protection device for I-type three-level APF
CN115085514A (en) Intelligent power module
CN217063264U (en) IGBT protection circuit and inverter

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant