CN210924375U - Domestic case control integrated circuit board - Google Patents

Domestic case control integrated circuit board Download PDF

Info

Publication number
CN210924375U
CN210924375U CN201921854073.1U CN201921854073U CN210924375U CN 210924375 U CN210924375 U CN 210924375U CN 201921854073 U CN201921854073 U CN 201921854073U CN 210924375 U CN210924375 U CN 210924375U
Authority
CN
China
Prior art keywords
iic
interface
chip
loongson cpu
arm controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921854073.1U
Other languages
Chinese (zh)
Inventor
陈月玲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hunan Bojiang Information Technology Co Ltd
Original Assignee
Hunan Bojiang Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hunan Bojiang Information Technology Co Ltd filed Critical Hunan Bojiang Information Technology Co Ltd
Priority to CN201921854073.1U priority Critical patent/CN210924375U/en
Application granted granted Critical
Publication of CN210924375U publication Critical patent/CN210924375U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

The utility model discloses a domestic quick-witted case control integrated circuit board, include: the intelligent network monitoring device comprises a Loongson CPU, an ARM controller, a DDR memory, an IIC buffer chip, a CPLD chip, an IIC interface, an ST-BUS interface, an Ethernet port and a power supply module for supplying power, wherein the Loongson CPU is connected with the ARM controller, the ARM controller is connected with the IIC interface through the IIC buffer chip, the ARM controller is connected with the ST-BUS interface through the CPLD chip, the IIC interface is used for connecting a PCIe switch board card and a computer board card, the ST-BUS interface is used for connecting an audio processing board card, the DDR memory is connected with the Loongson CPU, and the Loongson CPU is connected with an upper computer through the Ethernet port and used for transmitting monitoring data. The sub-equipment in the case, which can be respectively connected with different interfaces, is connected with the sub-equipment in the case for monitoring the information state only by one equipment, the equipment with a plurality of different interfaces is not needed, the labor is saved, the Loongson CPU is used as a domestic processor, the localization of the core of the monitoring board card is realized, the cost is low, and the risk of information leakage can be avoided by adopting a domestic core chip.

Description

Domestic case control integrated circuit board
Technical Field
The utility model relates to a quick-witted case control field, specificly relate to a domestic quick-witted case control integrated circuit board.
Background
The internal part of the informatization case equipment consists of a plurality of pieces of sub-equipment, each piece of sub-equipment is provided by different manufacturers and is finally integrated into the internal part of the informatization case equipment, and interfaces equipped by the sub-equipment of different manufacturers are not uniform, for example, a computer board card and a PCIe switch board card adopt IIC interfaces, and an audio processing board card adopts STBUS interfaces; the traditional information-based case equipment needs to use special equipment with a plurality of different interfaces to connect corresponding sub-equipment and check the health state information of each sub-equipment; if the status information of the sub-devices needs to be managed, a special device is also needed to be connected with the designated sub-component for adjustment. At present, electronic equipment on the market mostly adopts imported processor chips, however, when monitoring military information-based chassis, if the imported processor chips cannot guarantee the safety of information, a chassis monitoring board card which adopts a domestic processor and can be connected with different interface sub-equipment is absent at present.
SUMMERY OF THE UTILITY MODEL
The utility model discloses aim at solving one of the technical problem that exists among the prior art at least. Therefore, the utility model provides a domestic case monitoring board card which can be connected with the sub-devices in the cases with different interfaces and adopts a domestic processor chip to ensure the safety of information.
According to the utility model discloses a home-made quick-witted case control integrated circuit board, include: the intelligent network monitoring device comprises a Loongson CPU, an ARM controller, a DDR memory, an IIC buffer chip, a CPLD chip, an IIC interface, an ST-BUS interface, an Ethernet interface and a power module for supplying power, wherein the Loongson CPU is connected with the ARM controller, the ARM controller is connected with the IIC interface through the IIC buffer chip, the ARM controller is connected with the ST-BUS interface through the CPLD chip, the IIC interface is used for connecting a PCIe switch board card and a computer board card, the ST-BUS interface is used for connecting an audio processing board card, the DDR memory is connected with the Loongson CPU, and the Loongson CPU is connected with an upper computer through the Ethernet interface and used for transmitting monitoring data.
According to the utility model discloses the localized machine case control integrated circuit board has following technological effect at least:
the IIC interface is connected through the IIC buffer chip, the ST-BUS interface is connected through the CPLD chip, the ARM controller carries out protocol conversion on information of different interfaces and then sends the information to the Loongson CPU for processing, the sub-devices in the case of different interfaces can be respectively connected through only one device for monitoring information states, the devices with a plurality of different interfaces are not needed, the time and the cost for installation and debugging are saved, worry and labor are saved, the Loongson CPU is used as a domestic processor, the localization of the core of the monitoring board card is realized, the cost is low, and the risk of information leakage can be avoided through the domestic core chip.
According to the utility model discloses a some embodiments still include UART debugging mouth, UART debugging mouth links to each other with godson CPU and establishes the parameter in order to be used for the debugging.
According to some embodiments of the present invention, the ethernet port is further included, and the Loongson CPU is connected to the ethernet port through the network PHY chip.
According to some embodiments of the present invention, the system further comprises a 3U interface board, and the ST-BUS interface, the IIC interface and the ethernet port are all located on the 3U interface board.
According to some embodiments of the present invention, the apparatus further comprises an electronic disk, the electronic disk is connected to the Loongson CPU for storing data.
According to some embodiments of the present invention, the godson CPU has a model number of 2K 1000.
According to some embodiments of the invention, the model of the ARM controller is GD32F 103.
According to some embodiments of the present invention, the model of the IIC buffer chip is LTC 4303.
According to some embodiments of the present invention, the model of the CPLD chip is EPM 2210.
Additional aspects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.
Drawings
The above and/or additional aspects and advantages of the present invention will become apparent and readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
fig. 1 is a schematic block diagram of a localization case monitoring board card in the embodiment of the present invention.
Detailed Description
Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the same or similar elements or elements having the same or similar function throughout. The embodiments described below with reference to the drawings are exemplary only for the purpose of explaining the present invention, and should not be construed as limiting the present invention.
In the description of the present invention, unless there is an explicit limitation, the words such as setting, installation, connection, etc. should be understood in a broad sense, and those skilled in the art can reasonably determine the specific meanings of the above words in combination with the specific contents of the technical solution.
Referring to fig. 1, a home-made case monitoring board card includes: the device comprises a Loongson CPU, an ARM controller, a DDR memory, an IIC buffer chip, a CPLD chip, a VPX connector and a power supply module for supplying power; preferably, the loongson CPU in this embodiment is 2K1000 in model, 2K1000 is manufactured by a 40nm process, and 2 GS264 processor cores, a master frequency 1GHz, a 64-bit DDR3 controller, and various system IO interfaces are integrated in a chip. The ARM controller adopts a domestic ARM controller GD32F103RET6 of a megasemiconductor, the interior of the ARM controller contains a 32-bit ARM cortex-M3 RISC inner core, the operation frequency can reach 108MHz at most, the GD32F103RET6 adopts a serial port to communicate with a Loongson CPU, the state information data of the sub-devices transmitted by an IIC buffer chip and a CPLD chip are transmitted to the Loongson CPU after protocol conversion, meanwhile, 2K1000 can adopt the serial port to issue a management instruction to the ARM controller GD32F103RET6, and the ARM controller GD32F103RET6 distributes the state information data to each functional sub-device through an IIC interface and the CPLD chip, wherein the model of the IIC buffer chip is LTC4303, and the model of the CPLD chip is EPM 2210.
The VPX connector is provided with an IIC interface, an ST-BUS interface, and an ethernet port, and preferably, the model of the VPX connector in this embodiment is 3U.
The ARM controller is connected to an IIC interface of the VPX connector through an IIC buffer chip and is interconnected with other sub-functional units in the case through the VPX connector; the IIC buffer chip can play a role in fault isolation protection; the ARM controller is connected with the CPLD chip through a serial port and is directly connected with the ST-BUS interface through pins of the CPLD chip. Preferably, the type of the IIC buffer chip in this embodiment is LTC 4303; the CPLD chip is of the type EPM2210, the EPM2210 realizes ST-BUS protocol through internal programming, the LTC4303 is connected with GD32F103RET6 through an IIC interface, the EPM2210 is connected with GD32F103RET6 through a UART serial port, the EPM2210 is also connected with an RS232 interface through an RS232 chip, and the RS232 chip adopts SM 32322.
The IIC interface is used for being connected with sub-devices such as PCIe switch board cards and computer board cards in a case, the ST-BUS interface is used for being connected with sub-devices such as audio processing board cards in the case, a DDR memory is connected with a Loongson CPU through a DDR controller, the memory is DDR3 in the embodiment, the Loongson CPU is connected with an Ethernet port through a network PHY chip and connected with an upper computer through the Ethernet port, the type of the network PHY chip is 88E1111, and the Loongson CPU reports monitoring information transmitted by an ARM controller through an SNMP protocol.
In order to facilitate debugging, a UART debugging port is further arranged and connected with the Loongson CPU.
In order to store monitoring data and operation logs, the system further comprises an electronic disk, and the electronic disk is connected with the Loongson CPU through an SATA interface.
The utility model discloses work flow does: the sub-equipment in the case sends information to the ARM controller through the IIC interface or the ST-BUS interface, the ARM controller judges and processes received data after receiving information of other sub-functional units, if the information exceeds the limit, the processing is immediately carried out, for example, a fan in the case is started when the temperature exceeds the limit, the data is sent to the Loongson CPU through a serial port, and the Loongson CPU reports the information to the host through the Ethernet interface after receiving the information.
To sum up, the embodiment of the utility model provides a connect the IIC interface through IIC buffering chip, connect ST-BUS interface through the CPLD chip, the ARM controller carries out the information of different interfaces and sends for godson CPU after the protocol conversion and handles, only need the quick-witted incasement subintervals that a equipment just can connect different interfaces respectively to carry out the control of information state, need not to adopt the equipment of a plurality of different interfaces, save the time and the cost of installation and debugging, it is laborsaving to save worry, and adopt godson CPU as domestic treater, the localization of monitoring integrated circuit board core has been realized, and is low in cost, and the risk that information leakage can also be avoided to the core chip that adopts the country to make.
The embodiments of the present invention have been described in detail with reference to the accompanying drawings, but the present invention is not limited to the above embodiments, and various changes can be made within the knowledge of those skilled in the art without departing from the gist of the present invention.

Claims (9)

1. The utility model provides a homemade quick-witted case control integrated circuit board which characterized in that includes: the intelligent monitoring system comprises a Loongson CPU, an ARM controller, a DDR memory, an IIC buffer chip, a CPLD chip, an IIC interface, an ST-BUS interface, an Ethernet interface and a power module for supplying power, wherein the Loongson CPU is connected with the ARM controller, the ARM controller is connected with the IIC interface through the IIC buffer chip, the ARM controller is connected with the ST-BUS interface through the CPLD chip, the DDR memory is connected with the Loongson CPU, and the Loongson CPU is connected with an upper computer through the Ethernet interface and used for transmitting monitoring data.
2. The homemade case monitoring board of claim 1, wherein: the debugging device further comprises a UART debugging port, and the UART debugging port is connected with the Loongson CPU and used for debugging the design parameters.
3. The homemade case monitoring board of claim 1, wherein: the Loongson CPU is connected with the Ethernet port through a network PHY chip.
4. The homemade case monitoring board of claim 1, wherein: the system also comprises a VPX connector, wherein the ST-BUS interface, the IIC interface and the Ethernet interface are all positioned on the VPX connector.
5. The homemade case monitoring board of claim 1, wherein: the device also comprises an electronic disk, wherein the electronic disk is connected with the Loongson CPU and used for storing data.
6. The homemade case monitoring board of claim 1, wherein: the model of the Loongson CPU is 2K 1000.
7. The homemade case monitoring board of claim 1, wherein: the model of the ARM controller is GD32F 103.
8. The homemade case monitoring board of claim 1, wherein: the IIC buffer chip is of the type of LTC 4303.
9. The homemade case monitoring board of claim 1, wherein: the model of the CPLD chip is EPM 2210.
CN201921854073.1U 2019-10-30 2019-10-30 Domestic case control integrated circuit board Active CN210924375U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921854073.1U CN210924375U (en) 2019-10-30 2019-10-30 Domestic case control integrated circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921854073.1U CN210924375U (en) 2019-10-30 2019-10-30 Domestic case control integrated circuit board

Publications (1)

Publication Number Publication Date
CN210924375U true CN210924375U (en) 2020-07-03

Family

ID=71344236

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921854073.1U Active CN210924375U (en) 2019-10-30 2019-10-30 Domestic case control integrated circuit board

Country Status (1)

Country Link
CN (1) CN210924375U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112802312A (en) * 2020-12-30 2021-05-14 江苏龙威中科技术有限公司 Loongson 1B CPU-based monitoring board and detection method
CN114416628A (en) * 2021-12-21 2022-04-29 北京航天晨信科技有限责任公司 Multi-channel narrow-band data bus transmission method based on VPX case

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112802312A (en) * 2020-12-30 2021-05-14 江苏龙威中科技术有限公司 Loongson 1B CPU-based monitoring board and detection method
CN114416628A (en) * 2021-12-21 2022-04-29 北京航天晨信科技有限责任公司 Multi-channel narrow-band data bus transmission method based on VPX case
CN114416628B (en) * 2021-12-21 2023-05-23 北京航天晨信科技有限责任公司 Multi-channel narrow-band data bus transmission method based on VPX chassis

Similar Documents

Publication Publication Date Title
CN104484301B (en) A kind of IO bus units based on FPGA with self-recognition function
CN107273329B (en) Virtual GPIO
CN210924375U (en) Domestic case control integrated circuit board
CN105446657B (en) A kind of method for monitoring RAID card
CN102662903A (en) Method for realizing hot-plug of PCIE equipment by CPLD or FPGA
US20120173941A1 (en) Method, system and processor for loading logical devices online
CN208188815U (en) BMC module system
CN104516751A (en) Server system
CN103853678A (en) Board management device and board management system and control card using same
CN112799985B (en) USB interface control method, USB control circuit and intelligent networking equipment mainboard
CN104881105A (en) Electronic device
CN111142630A (en) Processor board card
CN106371876B (en) Method and system for upgrading external program of product
CN102253844B (en) Method and device for starting processor
CN108415866B (en) Intelligent platform management controller
CN111198831A (en) NVME hard disk management system and method based on uninstalling card
CN211506478U (en) BMC daughter card module based on domestic MCU
CN114924998A (en) Memory information reading device and method, computing equipment mainboard, equipment and medium
CN113849355A (en) I2C rate self-adaptive adjusting method, system, terminal and storage medium
CN107704403B (en) Device and method for optimizing signal transmission of main back plate
CN111290988A (en) BMC daughter card module based on domestic MCU
CN220651109U (en) Extensible measurement and control platform
CN103577359B (en) Support system and the method for managing power supply thereof of dual master control device access interface device
CN218729027U (en) Calculation board card and computer equipment
CN219179919U (en) Master-slave equipment debugging system

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant