CN209560324U - A kind of device of synchronously control board switching on and shutting down - Google Patents
A kind of device of synchronously control board switching on and shutting down Download PDFInfo
- Publication number
- CN209560324U CN209560324U CN201920518445.7U CN201920518445U CN209560324U CN 209560324 U CN209560324 U CN 209560324U CN 201920518445 U CN201920518445 U CN 201920518445U CN 209560324 U CN209560324 U CN 209560324U
- Authority
- CN
- China
- Prior art keywords
- shutting down
- board
- synchronously control
- switching
- signal processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Programmable Controllers (AREA)
Abstract
The utility model embodiment discloses a kind of device of synchronously control board switching on and shutting down, including signal processing module, and the signal processing module is separately connected synchronously control machine and board.The utility model leads to CPLD/FPGA and designs level analog pulse module, and the level signal of " head " is converted to pulse signal, realizes correct switching on and shutting down control, error-logic is avoided to influence test process.Pulse signal and board switching on and shutting down push button signalling after " head " conversion carry out AND operation, in the case where not having " head " control, while realizing the control of board independence power-on and power-off.
Description
Technical field
The utility model relates to server board card power switch machine control technology field, specifically a kind of synchronously control board
The device of switching on and shutting down.
Background technique
With the continuous improvement of server system requirement, server system becomes increasingly complex.The client sometimes having may
It proposes different demands or claims to system configuration.To improve product competitiveness, sufficiently reliable test need to be carried out to product.
Switching on and shutting down control is the basis that entire server works normally, and there are three types of modes for existing design switching on and shutting down control:
Switching on and shutting down key, BMC remote on-off and XDP can control switching on and shutting down when debugging, these three above signals are all pulse signals,
Therefore it only needs to carry out AND operation to be ok, i.e., any switching on and shutting down are effectively just effective, if verifying stationary problem, increases
Property easy to control, it is necessary to which synchronous " head " (" head " refers to the computing board in server system, is entire server system
Core).The switching on and shutting down control for referring to and realizing peripheral board automatically by " head " is synchronized, does not have to thus logically realize each
The switching on and shutting down timing control of a periphery board, it is only necessary to uniformly give " head " to control the switching on and shutting down timing control, avoid artificial
Switching on and shutting down fault, i.e. control action of the realization head to other boards.And key is low level pulse signal, " head " on board
Controlling signal is constant level signal, if directly participating in operation with level signal, just will appear Auto Power On immediately after shutdown
Error-logic.
Utility model content
A kind of device of synchronously control board switching on and shutting down is provided in the utility model embodiment, to solve in the prior art
The problem of " head " synchronous control switch machine, control logic causes confusion.
In order to solve the above-mentioned technical problem, the utility model embodiment discloses following technical solution:
The utility model provides a kind of device of synchronously control board switching on and shutting down, and described device includes signal processing mould
Block, the signal processing module are separately connected synchronously control machine and board.
Further, the signal processing module includes several, and each board connects a signal processing module, several
Signal processing module connects the same synchronously control machine.
Further, the signal processing module includes level analog pulse unit, and the level analog pulse unit connects
Connect synchronously control machine.
Further, the signal processing module further includes logical unit, the input terminal of the logical unit
It is separately connected level analog pulse unit and board switching on and shutting down key, output end connects board.
Further, the logical unit is to the signal of level analog pulse unit and the letter of board switching on and shutting down key
Number carry out and logical operation.
Further, characterized in that the signal processing module is FPGA (Field-Programmable Gate
Array, i.e. field programmable gate array) or CPLD (Complex Programmable Logic Device, complex programmable
Logical device).
Further, characterized in that the synchronously control machine is the computing board of server system.
The effect provided in utility model content is only the effect of embodiment, rather than whole effects that utility model is all
Fruit, a technical solution in above-mentioned technical proposal have the following advantages that or the utility model has the advantages that
Level analog pulse module is designed by CPLD/FPGA, the level signal of " head " is converted into pulse signal, it is real
Now correct switching on and shutting down control, avoids error-logic from influencing test process.Pulse signal and board after " head " conversion switch
Machine push button signalling carries out AND operation, in the case where not having " head " control, while realizing the control of board independence power-on and power-off
System.
Detailed description of the invention
In order to illustrate the embodiment of the utility model or the technical proposal in the existing technology more clearly, below will be to embodiment
Or attached drawing needed to be used in the description of the prior art is briefly described, it should be apparent that, for ordinary skill people
For member, without creative efforts, it is also possible to obtain other drawings based on these drawings.
Fig. 1 is the structural schematic diagram of device described in the utility model；
Fig. 2 is the circuit diagram of Installation practice described in the utility model.
Specific embodiment
In order to clarify the technical characteristics of the invention, below by specific embodiment, and its attached drawing is combined, to this reality
It is described in detail with novel.Following disclosure provides many different embodiments or example is used to realize the utility model
Different structure.In order to simplify the disclosure of the utility model, hereinafter the component of specific examples and setting are described.In addition,
The utility model can in different examples repeat reference numerals and/or letter.This repetition is for simplified and clear mesh
, the relationship between discussed various embodiments and/or setting itself is not indicated.It should be noted that illustrated in the accompanying drawings
Component is not drawn necessarily to scale.The description to known assemblies and treatment technology and process is omitted to avoid not in the utility model
Necessarily limit the utility model.
As shown in Figure 1, 2, the device of a kind of synchronously control board switching on and shutting down of the utility model, including signal processing module
1, signal processing module 1 is separately connected synchronously control machine 2 and board 3.
Each board configures a signal processing module, and multiple signal processing modules connect the same synchronously control machine 2.Together
The computing board that control machine 2 is server system is walked, is the core of entire server system, commonly known as " head ".
The level signal of " head " switching on and shutting down is passed into board by signal processing module 1.Signal processing module 1 includes
The level signal of " head " switching on and shutting down is modeled as pulse signal by level analog pulse unit 11, level analog pulse unit 11,
And pulse width is adjustable.Due to " head " level after avoiding the electric direct operation of frequency signal come from " head " from bringing board power down
There are problems that bring Auto Power On.And the board of switching on and shutting down to be tested is needed to be all connected with same " head ", board is opened in realization
The synchronously control of shutdown.
Signal processing module 1 further includes logical unit 12, and the input terminal of logical unit 12 is separately connected level
Analog pulse unit 11 and board switching on and shutting down key 4, output end connect board 3.Logical unit 12 is to level analog pulse
The signal progress and logical operation of the signal and board switching on and shutting down key 4 of unit 11, are realized to board switching on and shutting down synchronously control
Meanwhile when not having " head " signal, board can realize independent switching on and shutting down control by itself board switching on and shutting down key 4.
With CPLD/FPGA going deep into server application, the effect that CPLD/FPGA is played in server application is more next
It is more important.Specific integrated circuit of the CPLD/FPGA as semi-custom has the number of advantages such as programmable, integrated level height, is developing
Verifying and application field have been more and more widely used, and the basic function that CPLD/FPGA is realized in the server at present includes:
Switching on and shutting down timing control, key detection control, LED indication control, communication control, controlling alarm instruction and circuit protection etc..
Realize that server family function has many advantages, such as flexible programming, quick response and semidefinite inhibition and generation by CPLD/FPGA.
The signal processing module 1 of the present embodiment selects CPLD or FPGA, using general logic chip, such as
The XO2 series of Lattice.Level analog pulse unit 11 and logical unit 12 by being to CPLD or FPGA simple programming
Can, and its programming process can be realized using the prior art.Level analog pulse is such as designed by Verilog hardware description language
Unit 11, in particular to by hardware description language be based on system clock the booting indication signal of " head " is sampled, but
Start timing when sampling rising edge, and exports the low level pulse of certain time width.
The above is preferred embodiments of the present invention, and those skilled in the art are come
Say, without departing from the principle of this utility model, several improvements and modifications can also be made, these improvements and modifications also by
It is considered as the protection scope of the utility model.
Claims (7)
1. a kind of device of synchronously control board switching on and shutting down, characterized in that described device includes signal processing module, the signal
Processing module is separately connected synchronously control machine and board.
2. a kind of device of synchronously control board switching on and shutting down according to claim 1, characterized in that the signal processing mould
Block includes several, and each board connects a signal processing module, and several signal processing modules connect the same synchronously control
Machine.
3. a kind of device of synchronously control board switching on and shutting down according to claim 1, characterized in that the signal processing mould
Block includes level analog pulse unit, and the level analog pulse unit connects synchronously control machine.
4. a kind of device of synchronously control board switching on and shutting down according to claim 3, characterized in that the signal processing mould
Block further includes logical unit, and the input terminal of the logical unit is separately connected level analog pulse unit and board is opened
Shut down key, and output end connects board.
5. a kind of device of synchronously control board switching on and shutting down according to claim 4, characterized in that the logical operation list
Member is to the signal of level analog pulse unit and the signal of board switching on and shutting down key carries out and logical operation.
6. a kind of device of synchronously control board switching on and shutting down according to claim 1-5, characterized in that the letter
Number processing module is FPGA or CPLD.
7. a kind of device of synchronously control board switching on and shutting down according to claim 1-5, characterized in that described same
Walk the computing board that control machine is server system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920518445.7U CN209560324U (en) | 2019-04-17 | 2019-04-17 | A kind of device of synchronously control board switching on and shutting down |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920518445.7U CN209560324U (en) | 2019-04-17 | 2019-04-17 | A kind of device of synchronously control board switching on and shutting down |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN209560324U true CN209560324U (en) | 2019-10-29 |
Family
ID=68312584
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201920518445.7U Active CN209560324U (en) | 2019-04-17 | 2019-04-17 | A kind of device of synchronously control board switching on and shutting down |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN209560324U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113360332A (en) * | 2021-07-15 | 2021-09-07 | 杭州雾联科技有限公司 | Testing device of power supply control system |
-
2019
- 2019-04-17 CN CN201920518445.7U patent/CN209560324U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113360332A (en) * | 2021-07-15 | 2021-09-07 | 杭州雾联科技有限公司 | Testing device of power supply control system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1163721A (en) | Apparatus for the dynamic in-circuit testing of electronic digital circuit elements | |
| EP2626714A1 (en) | System and method for verifying the operating frequency of digital control circuitry | |
| US20040207440A1 (en) | Electrical circuit for controling another circuit or system | |
| CN107329866A (en) | A kind of SOC switching on and shutting down experimental rig and method | |
| CN209560324U (en) | A kind of device of synchronously control board switching on and shutting down | |
| TW201248422A (en) | Method for debugging loongson cpu and south/north bridge chips and device thereof | |
| CN100435107C (en) | Electrifying timing sequence testing device and method thereof | |
| CN111984479A (en) | Method and system for carrying out startup and shutdown and restart tests on Android mainboard based on single chip microcomputer | |
| CN103441811B (en) | A kind of AIS slot synchronization triggering system based on the UTC time | |
| CN107703810B (en) | Self-locking electronic switch | |
| US8144828B2 (en) | Counter/timer functionality in data acquisition systems | |
| US5572718A (en) | Mechanism for dynamically determining and distributing computer system clocks | |
| CN102830348A (en) | Bounce testing device for single-coil magnetic-latching relay and test method of bounce testing device | |
| CN107678871A (en) | A kind of electronic equipment starting-up method and electronic equipment | |
| CN102368171A (en) | Automatic recovering system of touch screen controller | |
| CN203151453U (en) | Power-down monitoring reset circuit for field programmable gate array device | |
| CN206258817U (en) | Power control and computer | |
| CN112886951B (en) | Multi-clock source seamless switching circuit and method of high-precision time keeping equipment | |
| CN109408269A (en) | A kind of baseboard management controller delay machine restarts system and method for restarting | |
| CN109002416A (en) | A kind of emulator and method for supporting chip low-power consumption debugging | |
| CN208705957U (en) | A kind of all-purpose card gate inhibition management apparatus | |
| CN201903876U (en) | Circuit board supporting automatic external test equipment | |
| CN102043695A (en) | Printed circuit board (PCB) supporting external automatic test equipment (ATE) and method for externally controlling same | |
| CN108337097B (en) | Remote hardware reset system of optical communication equipment | |
| JPS62262165A (en) | Information processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |