CN207588825U - A kind of stepping time-delay mechanism - Google Patents
A kind of stepping time-delay mechanism Download PDFInfo
- Publication number
- CN207588825U CN207588825U CN201721628703.4U CN201721628703U CN207588825U CN 207588825 U CN207588825 U CN 207588825U CN 201721628703 U CN201721628703 U CN 201721628703U CN 207588825 U CN207588825 U CN 207588825U
- Authority
- CN
- China
- Prior art keywords
- delay
- switching circuit
- rear class
- prime
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Pulse Circuits (AREA)
Abstract
The utility model discloses a kind of stepping time-delay mechanism, wherein, including：Prime switching circuit, track delay unit, rear class switching circuit, high accuracy delay line and control circuit, prime switching circuit, track delay unit, rear class switching circuit and high accuracy delay line are sequentially connected, and prime switching circuit, rear class switching circuit and high accuracy delay line are connect with control circuit；Prime switching circuit is used to carry out prime switching gate under the control of the control circuit；Track delay unit is for the broadband signal will enter delay path into line delay；Rear class switching circuit is used to carry out rear class switching gate under the control of control circuit；High accuracy delay line is delayed, and export controllable time delay signal for carrying out small stepping high-precision to the broadband signal after delay under the control of control circuit.Stepping time-delay mechanism provided by the utility model has the advantage that delay time is long, delay precision is high.
Description
Technical field
The utility model is related to signal delay technique field more particularly to a kind of stepping time-delay mechanisms.
Background technology
In ultra wide band time control battle array radar, due to the technology using time delays control signal beam forming, to letter
Number delay time have very high requirement, need wider delay time and accurately delay precision.In existing technology,
Time delay device cannot all meet system use demand on delay time and delay precision.
Therefore, it is urgently to be resolved hurrily as those skilled in the art that certainly broadband signal delay time and delay precision how to be improved
The technical issues of.
Invention content
The utility model is intended at least solve one of technical problem in the prior art, provides a kind of stepping delay dress
It puts, to solve the problems of the prior art.
As the one side of the utility model, a kind of stepping time-delay mechanism is provided, wherein, the stepping time-delay mechanism packet
It includes：Prime switching circuit, track delay unit, rear class switching circuit, high accuracy delay line and control circuit, the prime
Switching circuit, track delay unit, rear class switching circuit and high accuracy delay line are sequentially connected, and prime switch electricity
Road, rear class switching circuit and high accuracy delay line are connect with control circuit；
The prime switching circuit is used to carry out prime switching gate under the control of the control circuit, and by input
Broadband signal is exported to the track delay unit；
The track delay unit includes multiple delay paths, and each delay path corresponds to a prime switch respectively,
For the broadband signal of delay path will to be entered into line delay, and the broadband signal after delay is exported to the rear class and switchs electricity
Road；
The rear class switching circuit is used to carry out rear class switching gate under the control of the control circuit, and by input
Broadband signal after delay is exported to the high accuracy delay line；
The high accuracy delay line be used under the control of the control circuit to the broadband signal after the delay into
The small stepping high-precision of row is delayed, and export controllable time delay signal；
The control circuit is used to control the rear class of the prime switching gate of the prime switching circuit, subsequent switching circuit
The delay working of switching gate and high accuracy delay line.
Preferably, the prime switching circuit, track delay unit, rear class switching circuit and high accuracy delay line according to
Secondary connection, and the prime switching circuit, rear class switching circuit and high accuracy delay line connect with control circuit including：
The output terminal of the prime switching circuit is connect with the input terminal of the track delay unit, and the track prolongs
The output terminal of Shi Danyuan is connect with the input terminal of the rear class switching circuit, output terminal and the height of the rear class switching circuit
The input terminal connection of precision delay circuit, the control circuit includes first control signal output terminal, second control signal exports
End and third control signal output, the control signal of the first control signal output terminal and the prime switching circuit input
End connection, the second control signal output terminal are connect with the control signal input of the rear class switching circuit, the third
Control signal output is connect with the control signal input of the high accuracy delay line.
Preferably, the prime switching circuit is switched including N number of prime, and the track delay unit includes N number of delay
Channel, the rear class switching circuit are switched including N number of rear class, the n-th prime switch and the n-th delay path pair
Should, the n-th delay path is corresponding with the n-th rear class switch.
Preferably, each delay path includes a radio frequency delay line.
Preferably, the track delay unit includes PCB printing delay lines.
Preferably, the prime switching circuit and the rear class switching circuit include single pole multiple throw.
Preferably, the high accuracy delay line includes HMC856 high-precision delay chips.
Preferably, the control circuit includes any one in microcontroller, DSP, FPGA and ARM.
Stepping time-delay mechanism provided by the utility model, by being delayed by prime switching circuit, track, rear class switchs electricity
Road carries out the time delays of big stepping, and the time delays of small stepping are carried out by high accuracy delay line, are used in series by the two,
It is long so as to generate delay time all the way, the high controllable time delay signal of delay precision, therefore effective solve is believed in the prior art
The problem of number delay time is short, and delay precision is low；And it can be widely applied to various needs dynamic adjustment signal delay times
In equipment.
Description of the drawings
Attached drawing is to be used to provide a further understanding of the present invention, and a part for constitution instruction, and following
Specific embodiment together for explaining the utility model, but do not form the limitation to the utility model.In the accompanying drawings：
Fig. 1 is the structure diagram of stepping time-delay mechanism provided by the utility model.
Fig. 2 is the structure diagram of the specific embodiment of stepping time-delay mechanism provided by the utility model.
Specific embodiment
Specific embodiment of the present utility model is described in detail below in conjunction with attached drawing.It should be understood that herein
Described specific embodiment is only used for describing and explaining the present invention, and is not intended to limit the utility model.
As the one side of the utility model, a kind of stepping time-delay mechanism is provided, wherein, as shown in Figure 1, the stepping
Time-delay mechanism 10 includes：Prime switching circuit 110, track delay unit 120, rear class switching circuit 130, high-precision are delayed electric
Road 140 and control circuit 150, the prime switching circuit 110, track delay unit 120, rear class switching circuit 130 and height
Precision delay circuit 140 is sequentially connected, and the prime switching circuit 110, rear class switching circuit 130 and high accuracy delay line
140 connect with control circuit 150；
The prime switching circuit 110 is used to carry out prime switching gate under the control of the control circuit 150, and will
The broadband signal of input is exported to the track delay unit 120；
The track delay unit 120 includes multiple delay paths, and each delay path corresponds to a prime and opens respectively
It closes, for the broadband signal of delay path will to be entered into line delay, and the broadband signal after delay is exported to the rear class and is opened
Powered-down road 130；
The rear class switching circuit 130 is used to carry out rear class switching gate under the control of the control circuit 150, and will
Broadband signal after the delay of input is exported to the high accuracy delay line 140；
The high accuracy delay line 140 is used under the control of the control circuit 150 to the broadband after the delay
Signal carries out small stepping high-precision and is delayed, and export controllable time delay signal；
The control circuit 150 is used to control the prime switching gate of the prime switching circuit 110, subsequent switching circuit
Rear class switching gate and high accuracy delay line delay working.
Stepping time-delay mechanism provided by the utility model, by being delayed by prime switching circuit, track, rear class switchs electricity
Road carries out the time delays of big stepping, and the time delays of small stepping are carried out by high accuracy delay line, are used in series by the two,
It is long so as to generate delay time all the way, the high controllable time delay signal of delay precision, therefore effective solve is believed in the prior art
The problem of number delay time is short, and delay precision is low；And it can be widely applied to various needs dynamic adjustment signal delay times
In equipment.
As a kind of specific embodiment of stepping time-delay mechanism provided by the utility model, specifically, the prime is opened
Powered-down road 110, track delay unit 120, rear class switching circuit 130 and high accuracy delay line 140 are sequentially connected, and described
Prime switching circuit 110, rear class switching circuit 130 and high accuracy delay line 140 connect with control circuit 150 including：
The output terminal of the prime switching circuit 110 is connect with the input terminal of the track delay unit 120, the print
The output terminal of line delay unit 120 processed is connect with the input terminal of the rear class switching circuit 130, the rear class switching circuit 130
Output terminal connect with the input terminal of the high accuracy delay line 140, the control circuit 150 include first control signal it is defeated
Outlet, second control signal output terminal and third control signal output, the first control signal output terminal and the prime
The control signal input connection of switching circuit 110, the second control signal output terminal and the rear class switching circuit 130
Control signal input connects, and the control signal of the third control signal output and the high accuracy delay line 140 is defeated
Enter end connection.
Further specifically, the prime switching circuit 110 is switched including N number of prime, the track delay unit 120
Including N number of delay path, the rear class switching circuit 130 is switched including N number of rear class, the n-th prime switch and the N
A delay path corresponds to, and the n-th delay path is corresponding with the n-th rear class switch.
Preferably, each delay path includes a radio frequency delay line.
Specifically, the track delay unit includes PCB printing delay lines.
Specifically, the prime switching circuit and the rear class switching circuit include single pole multiple throw.
Preferably, the high accuracy delay line includes HMC856 high-precision delay chips.
Preferably, the control circuit includes any one in microcontroller, DSP, FPGA and ARM.
With reference to Fig. 2, structure and its operation principle to stepping time-delay mechanism provided by the utility model carry out detailed
Explanation.
As shown in Fig. 2, the stepping time-delay mechanism includes：The input terminal of the prime switching circuit 110 receives broadband letter
Number, the input terminal of the output terminal of prime switching circuit 110 connection track delay unit 120, track delay unit 120 it is defeated
The signal input part of outlet connection rear class switching circuit 130, the output terminal connection high accuracy delay line of rear class switching circuit 130
140 input terminal, three control signal outputs of control circuit 150 connect prime switching circuit 110, rear class switch electricity respectively
Road 130 and the control signal input of high accuracy delay line 140, the output terminal of high accuracy delay line 140 is the step that is delayed
Into controllable signal.
Stepping time-delay mechanism provided by the utility model, input signal control prime switching circuit 110 by control circuit 150
Switching gate is carried out to N roads output channel, after signal connects after the N roads delay path of track delay unit 120
The N roads input channel of grade switching circuit 130, rear class switching circuit 130 are inputted logical by 150 synchronous selection pass N roads of control circuit
Road, the selection of complete pair signals delay path generate the time delays of the big stepping of signal.The output of rear class switching circuit 130
Connect the input of high accuracy delay line, by control circuit 150 control high accuracy delay line 140 carry out the small stepping of signal when
Between be delayed, delay precision high controllable time delay signal wide so as to generate delay time all the way.
Therefore, stepping time-delay mechanism provided by the utility model effectively solves signal delay time in the prior art
It is short, the problem of delay precision is low, and can be widely applied in the equipment of various needs dynamic adjustment signal delay times.Separately
Outside, the utility model provide stepping time-delay mechanism also have form it is simple, economical and practical, be easily integrated and reference time delay is wide,
The advantage that delay precision is high, signal bandwidth is big.
It is understood that embodiment of above is merely to illustrate that the principle of the utility model and uses exemplary
Embodiment, however the utility model is not limited thereto.For those skilled in the art, this is not being departed from
In the case of the spirit and essence of utility model, various changes and modifications can be made therein, these variations and modifications are also considered as this reality
With novel protection domain.
Claims (8)
1. a kind of stepping time-delay mechanism, which is characterized in that the stepping time-delay mechanism includes：Prime switching circuit, track prolong
Shi Danyuan, rear class switching circuit, high accuracy delay line and control circuit, the prime switching circuit, track delay unit,
Rear class switching circuit and high accuracy delay line are sequentially connected, and the prime switching circuit, rear class switching circuit and high-precision
Delay circuit is connect with control circuit；
The prime switching circuit is used to carry out prime switching gate under the control of the control circuit, and by the broadband of input
Signal is exported to the track delay unit；
The track delay unit includes multiple delay paths, and each delay path corresponds to a prime switch, is used for respectively
The broadband signal for entering delay path is exported into line delay, and by the broadband signal after delay to the rear class switching circuit；
The rear class switching circuit is used to carry out rear class switching gate under the control of the control circuit, and by the delay of input
Broadband signal afterwards is exported to the high accuracy delay line；
The high accuracy delay line is small for being carried out under the control of the control circuit to the broadband signal after the delay
Stepping high-precision is delayed, and export controllable time delay signal；
The control circuit is used to control the rear class switch of the prime switching gate of the prime switching circuit, subsequent switching circuit
The delay working of gating and high accuracy delay line.
2. stepping time-delay mechanism according to claim 1, which is characterized in that the prime switching circuit, track delay
Unit, rear class switching circuit and high accuracy delay line are sequentially connected, and the prime switching circuit, rear class switching circuit and height
Precision delay circuit connect with control circuit including：
The output terminal of the prime switching circuit is connect with the input terminal of the track delay unit, and the track delay is single
The output terminal of member is connect with the input terminal of the rear class switching circuit, output terminal and the high-precision of the rear class switching circuit
Delay circuit input terminal connection, the control circuit include first control signal output terminal, second control signal output terminal and
Third control signal output, the control signal input of the first control signal output terminal and the prime switching circuit connect
It connects, the second control signal output terminal is connect with the control signal input of the rear class switching circuit, the third control
Signal output end is connect with the control signal input of the high accuracy delay line.
3. stepping time-delay mechanism according to claim 2, which is characterized in that the prime switching circuit includes N number of prime
Switch, the track delay unit include N number of delay path, and the rear class switching circuit includes N number of rear class switch, and described the
N number of prime switch is corresponding with the n-th delay path, and the n-th delay path is corresponding with the n-th rear class switch.
4. stepping time-delay mechanism according to claim 3, which is characterized in that each delay path includes a radio frequency
Delay line.
5. stepping time-delay mechanism as claimed in any of claims 1 to 4, which is characterized in that the track delay
Unit includes PCB and prints delay line.
6. stepping time-delay mechanism as claimed in any of claims 1 to 4, which is characterized in that the prime switch electricity
Road and the rear class switching circuit include single pole multiple throw.
7. stepping time-delay mechanism as claimed in any of claims 1 to 4, which is characterized in that the high-precision delay
Circuit includes HMC856 high-precision delay chips.
8. stepping time-delay mechanism as claimed in any of claims 1 to 4, which is characterized in that the control circuit packet
Include any one in microcontroller, DSP, FPGA and ARM.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721628703.4U CN207588825U (en) | 2017-11-29 | 2017-11-29 | A kind of stepping time-delay mechanism |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721628703.4U CN207588825U (en) | 2017-11-29 | 2017-11-29 | A kind of stepping time-delay mechanism |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN207588825U true CN207588825U (en) | 2018-07-06 |
Family
ID=62734251
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201721628703.4U Active CN207588825U (en) | 2017-11-29 | 2017-11-29 | A kind of stepping time-delay mechanism |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN207588825U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107919864A (en) * | 2017-11-29 | 2018-04-17 | 北方通用电子集团有限公司 | A kind of stepping time-delay mechanism |
-
2017
- 2017-11-29 CN CN201721628703.4U patent/CN207588825U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107919864A (en) * | 2017-11-29 | 2018-04-17 | 北方通用电子集团有限公司 | A kind of stepping time-delay mechanism |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204595204U (en) | A kind of phased-array radar T/R module testing switch matrix | |
| CN104090268B (en) | A kind of reentrant type microwave components based on truetimedelay technology | |
| CN101964646B (en) | Floating grid modulator | |
| CN207588825U (en) | A kind of stepping time-delay mechanism | |
| CN109597350B (en) | Microwave switch pulse modulation control device based on FPGA | |
| CN104617926A (en) | Pulse swallowing type clock synchronization circuit | |
| CN103943928A (en) | Plane balun with filter and power dividing characteristics | |
| CN103066960B (en) | Generating device and method of large-amplitude ultra-high speed synchronization pulse | |
| CN104237856B (en) | A kind of radar detection signal high precision time delay generator and control method | |
| CN101527550B (en) | Gallium arsenide monolithic integrated numerical-control real time delay circuit | |
| CN105680178A (en) | Two-dimensional electronic scanning antenna | |
| CN203691401U (en) | Broadband radio frequency signal switch switching module | |
| CN107919864A (en) | A kind of stepping time-delay mechanism | |
| CN205081769U (en) | Pulse synchronous circuit that multipath delay is adjustable | |
| CN107727980A (en) | A kind of test system for the injection test of surge protective device ultra-wideband pulse | |
| US20170171001A1 (en) | Multiband equalizer, error rate measurement system using the same, error rate measurement device, and path selection method | |
| US3048784A (en) | Binary input-a. c. wave output selector using bipolar generator, integrator, and low pass filter | |
| CN207637974U (en) | A kind of 14 road electric bridge power splitters for microwave landing system | |
| CN204116600U (en) | A kind of radar detection signal high precision time delay generation device | |
| CN203490334U (en) | Device for open-circuit or short-circuit test of chip | |
| CN204101724U (en) | Impulse signal analogue system | |
| Shin et al. | A 32-Gbps 4× 4 passive cross-point switch in 45-nm SOI CMOS | |
| CN106788432A (en) | D/A converting circuit | |
| CN205921063U (en) | Wilkinson power divider with biasing function | |
| GB631884A (en) | Improvements in and relating to pulse signalling systems |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |