CN207586900U - Remote update system based on ZYNQ - Google Patents

Remote update system based on ZYNQ Download PDF

Info

Publication number
CN207586900U
CN207586900U CN201721735456.8U CN201721735456U CN207586900U CN 207586900 U CN207586900 U CN 207586900U CN 201721735456 U CN201721735456 U CN 201721735456U CN 207586900 U CN207586900 U CN 207586900U
Authority
CN
China
Prior art keywords
fpga
zynq
arm processor
connect
chips
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201721735456.8U
Other languages
Chinese (zh)
Inventor
李洋
陈伟峰
安涛
史泽东
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin Optical Electrical Communication Technology Co Ltd
Original Assignee
Tianjin Optical Electrical Communication Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin Optical Electrical Communication Technology Co Ltd filed Critical Tianjin Optical Electrical Communication Technology Co Ltd
Priority to CN201721735456.8U priority Critical patent/CN207586900U/en
Application granted granted Critical
Publication of CN207586900U publication Critical patent/CN207586900U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Stored Programmes (AREA)

Abstract

The utility model discloses a kind of remote update systems based on ZYNQ.System includes the ZYNQ modules being made of arm processor, FPGA BLOCK chips and memory and n fpga chip, arm processor is connect by internal bus with FPGA BLOCK chips, arm processor is connect with memory, ZYNQ peripheral hardware gigabit network interfaces, FPGA BLOCK chips are connect by n bus with n fpga chip.This system uses the arm processor in ZYNQ to run embedded Ubuntu systems, and the binary file of multiple FPGA is stored under file system;Sequential needed for external FPGA configurations is realized using the FPGA BLOCK in ZYNQ programming devices;Telnet, control are realized using the gigabit Ethernet of arm processor connection, have many advantages, such as that flexible function, scalability are strong, exploitation is simple, performance is high.

Description

Remote update system based on ZYNQ
Technical field
The utility model is related to broadcasting communication technology, more particularly, to a kind of remote update system based on ZYNQ.Specifically It is a kind of multiple FPGA of remote upgrade based on ZYNQ (the integrated arm processor of XILINX publications and the chip of FPGA module) Scheme.
Background technology
It is each in military or civilian wireless communication field with the rapid development of the communication technology and demand for services The compatibility of system, upgradability, adaptivity outstanding problem.Field programmable gate array(FPGA)Configurator can be passed through Flexibly change its function, in present communication equipment, the use of FPGA is more and more extensive.It is and explosive with information Eruption, processing capacity and speed to equipment have higher requirement, it is sometimes necessary to which veneer card integrates more processing cores Piece FPGA.
Invention content
Technical problem to be solved in the utility model is empty for the interface needed for the multiple FPGA of remote upgrade and storage Between demand, a kind of remote update system based on ZYNQ is provided.This system uses the arm processor in ZYNQ programming devices Embedded Ubuntu systems are run, the binary file of multiple FPGA is stored under file system;Using ZYNQ programming devices In FPGA BLOCK(Field programmable gate array part inside ZYNQ)Realize the sequential needed for external FPGA configurations;Using The parallel FPGA BLOCK for performing feature are easily achieved the Parallel Implementation of multiple FPGA configuration;Using arm processor(Inside ZYNQ PS parts)The gigabit Ethernet of connection can realize Telnet, control.There is function relative to configuration FPGA otherwise Flexibly, the advantages that scalability is strong, exploitation is simple, performance is high.
The utility model is adopted the technical scheme that solve above-mentioned technical problem:A kind of remote upgrade based on ZYNQ System, which is characterized in that including the ZYNQ modules being made of arm processor, FPGA BLOCK chips and memory and wait to rise N fpga chip of grade, arm processor are connect by internal bus with FPGA BLOCK chips, arm processor and memory Connection, ZYNQ module peripheral hardware gigabit network interfaces, by gigabit network interface connected with network cable, FPGA BLOCK chips are configured n bus, pass through N bus is connect respectively with n fpga chips to be upgraded.
The beneficial effects of the utility model are:The utility model use ZYNQ programming devices, multiple FPGA upgrading needed for Want a large amount of IO(Input, output pin)The FPGA portion flexible allocation of ZYNQ can be passed through.Multiple FPGA upgrading is required big Capacity memory can facilitate realization by the file system memory of ZYNQ.Especially a large amount of profile datas are from ZYNQ ARM ends be transferred to FPGA ends, can be transmitted by the inner high speed bus of ZYNQ, improve data transmission efficiency, drop Low system complexity, reduces system cost.Simultaneously because using gigabit network interface, it can remotely import data to ZYNQ's In Ubuntu systems, the FPGA BLOCK of ZYNQ are then passed to by inner high speed bus, make full use of the parallel ability of FPGA, By in the quick programming to FPGA_1 ~ n of code, especially because parellel arranged mode, quantity increase limited FPGA is not The time of configuration whole FPGA can be obviously prolonged.
Based on the above technical solution, the utility model can also do following improvement.
Because the configuration file of FPGA is to be stored in the operating system of ZYNQ in the form of a file, FPGA completely can be with The configuration file of different schemes is stored in system, it is only necessary to determine which kind of scheme upgraded by software selection.
Advantageous effect using above-mentioned further scheme is:It is complete due to the expansion of memory space and the facility of file format Remote upgrade is become into software implementation entirely, is greatly improved the flexibility of remote upgrade.
Description of the drawings
Fig. 1 is the architecture principle block diagram of the remote update system based on ZYNQ.
Specific embodiment
As shown in Figure 1, this system includes the ZYNQ modules being made of arm processor, FPGA BLOCK chips and memory And n fpga chip to be upgraded, arm processor are connect by internal bus with FPGA BLOCK chips, arm processor It is connect with memory, ZYNQ module peripheral hardware gigabit network interfaces, passes through gigabit network interface connected with network cable, FPGA BLOCK chips configuration n items Bus is connect by n bus with n fpga chips to be upgraded respectively.
The arm processor of this system including ZYNQ, the FPGA BLOCK, FPGA_1 ~ n to be upgraded, ZYNQ of ZYNQ it is outer If module gigabit network interface and memory.Wherein the arm processor of ZYNQ externally expands gigabit Ethernet, the ARM processing of ZYNQ Device is connected with the inside FPGA BLOCK of ZYNQ by high-speed bus in piece, the FPGA BLOCK of ZYNQ and FPGA_1 to be upgraded ~ n is connected by the dedicated bus that FPGA upgrades(ALTERA is FPP buses, and XILINX is Slave SelectMAP buses).
The implementation method of remote update system based on ZYNQ has the following steps:
First, ZYNQ moulds arm processor operation ubuntu operating systems in the block, after system starts, read in memory File by ZYNQ inside modules high-speed buses, is transferred to the FPGA of ZYNQ modules by the configuration file of each fpga chip BLOCK chips;
Two and then according to the FPGA that specifies of required sequential configuration;
3rd, arm processor operation ubuntu operating systems, peripheral hardware gigabit network interface arrive configuration file by network storage On the memory of ZYNQ modules;
4th, it after running on the application program reading configuration file on ubuntu, is sent to by ZYNQ module-internal bus FPGA BLOCK chips;
5th, configuration file programming is entered FPGA_1 ~ n by FPGA BLOCK chips according to agreement sequential;
6th, after the programming success of FPGA_1 ~ n, config_done pin status can be changed, arm processor is managed by GPIO Foot detects config_done pin level, is fed back with this, whether remote upgrade succeeds.
PC connects system by cable, and ZYNQ is by the data of kilomega network by the ubuntu systems on arm processor In system storage to peripheral memory, ZYNQ can be passed to data on FPGA BLOCK by internal bus, then FPGA The I/O pins of BLOCK are connected on the specialized configuration pin of FPGA.
More than implementation process is verified, and successful on practical board.The utility model can be compiled using ZYNQ Journey device, using the operating system of the arm processor operation ubuntu of ZYNQ, convenient externally progress network communication and information are deposited Storage, is then carried out data transmission by inner high speed bus and FPGA BLOCK, and high improves data transmission efficiency, reduces The complexity of system.Remote configuration is carried out by using FPGA BLOCK, facilitates I/O expansion, time series stereodata and parallel Transmission greatly reduces system difficulty and improves configuration speed.

Claims (1)

1. a kind of remote update system based on ZYNQ, which is characterized in that including by arm processor, FPGA BLOCK chips and The ZYNQ modules and n fpga chip to be upgraded, arm processor of memory composition pass through internal bus and FPGA BLOCK chips connect, and arm processor is connect with memory, and ZYNQ module peripheral hardware gigabit network interfaces pass through gigabit network interface connection net N bus is configured in line, FPGA BLOCK chips, is connect respectively with n fpga chips to be upgraded by n bus.
CN201721735456.8U 2017-12-13 2017-12-13 Remote update system based on ZYNQ Active CN207586900U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201721735456.8U CN207586900U (en) 2017-12-13 2017-12-13 Remote update system based on ZYNQ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201721735456.8U CN207586900U (en) 2017-12-13 2017-12-13 Remote update system based on ZYNQ

Publications (1)

Publication Number Publication Date
CN207586900U true CN207586900U (en) 2018-07-06

Family

ID=62737330

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201721735456.8U Active CN207586900U (en) 2017-12-13 2017-12-13 Remote update system based on ZYNQ

Country Status (1)

Country Link
CN (1) CN207586900U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107918545A (en) * 2017-12-13 2018-04-17 天津光电通信技术有限公司 A kind of remote update system and its implementation based on ZYNQ
CN114706607A (en) * 2022-06-07 2022-07-05 成都航天通信设备有限责任公司 Software online upgrading system and method for fully programmable system on chip

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107918545A (en) * 2017-12-13 2018-04-17 天津光电通信技术有限公司 A kind of remote update system and its implementation based on ZYNQ
CN114706607A (en) * 2022-06-07 2022-07-05 成都航天通信设备有限责任公司 Software online upgrading system and method for fully programmable system on chip

Similar Documents

Publication Publication Date Title
CN107918545A (en) A kind of remote update system and its implementation based on ZYNQ
CN102609286B (en) A kind of FPGA configurator remote update system based on processor control and method thereof
US7860582B2 (en) Compact modular embedded device
CN102609287B (en) A kind of devices and methods therefor by CPU remote update FPGA
CN101546354B (en) For the apparatus and method communicated with programmable logic device
CN104050146B (en) Micro control unit (MCU) chip
CN100566278C (en) Slave unit in the communication system of using serial data transfer bus
CN103559053A (en) Board system and FPGA (Field Programmable Logic Array) online update method of communication interface cards
CN106445544A (en) Device and method for configuring or updating programmable logic device
CN103677915B (en) A method of card is started based on TF and carries out the automatic programming of flash mirror
CN207586900U (en) Remote update system based on ZYNQ
CN101000550A (en) Remote on-line reconfiguration method of embedded system
CN111190855A (en) FPGA multiple remote configuration system and method
CN102609288A (en) FPGA/CPLD (Field Programmable Gate Array/Complex Programmable Logic Device)-based program downloader
CN101790252A (en) Method and system for updating firmware
CN109344115A (en) A kind of unitized FPGA configuration system and method and reconfiguration system and method
CN106682296A (en) FPGA oriented multi-way universal configuration loading control system and method
CN111581152A (en) Reconfigurable hardware acceleration SOC chip system
CN109491959B (en) Programmable logic device configurator
CN111198704A (en) FPGA remote upgrading system based on TCP protocol
US11500803B2 (en) Programmable slave circuit on a communication bus
CN103488601B (en) A kind of clock delay, data access method, system and equipment
CN102375749A (en) Method for quickly downloading and updating firmware by using I2C (Inter-Integrated Circuit) bus
CN201000625Y (en) Field programmable gate array online configuration device
CN115268987A (en) Heterogeneous platform FPGA multi-version configuration file loading management method

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant