CN207218647U - Radiofrequency signal automatic gain amplifying circuit - Google Patents
Radiofrequency signal automatic gain amplifying circuit Download PDFInfo
- Publication number
- CN207218647U CN207218647U CN201721326419.1U CN201721326419U CN207218647U CN 207218647 U CN207218647 U CN 207218647U CN 201721326419 U CN201721326419 U CN 201721326419U CN 207218647 U CN207218647 U CN 207218647U
- Authority
- CN
- China
- Prior art keywords
- adrf6518
- circuit
- pin
- electric capacity
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000006243 chemical reaction Methods 0.000 claims description 11
- 230000005611 electricity Effects 0.000 claims description 11
- 239000003990 capacitor Substances 0.000 claims description 5
- 101150071403 INP1 gene Proteins 0.000 claims description 3
- 101150016601 INP2 gene Proteins 0.000 claims description 3
- 101100452623 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) INM1 gene Proteins 0.000 claims description 3
- 101100452624 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) INM2 gene Proteins 0.000 claims description 3
- 230000002093 peripheral effect Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 4
- 230000003321 amplification Effects 0.000 description 3
- 238000003199 nucleic acid amplification method Methods 0.000 description 3
- 238000005070 sampling Methods 0.000 description 3
- 230000003044 adaptive effect Effects 0.000 description 2
- 230000009711 regulatory function Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
Landscapes
- Amplifiers (AREA)
Abstract
The utility model embodiment discloses a kind of radiofrequency signal automatic gain amplifying circuit, is related to ranging receiving circuit technical field.The gain amplifying circuit includes the first single-ended differential signal circuit, the second single-ended change differential signal circuit, the first difference of becoming and becomes single-ended signal circuit, the second difference change single-ended signal circuit, LPF denoising and amplifying circuit, adc circuit, microprocessor, DAC-circuit and variable gain amplifier and filter chip ADRF6518.The automatic gain amplifying circuit as kernel processor chip and designs corresponding peripheral circuit using ADRF6518 cake cores so that the adjustable gain scope of the automatic gain amplifying circuit is big, and noise in output signal density is low, and precision is high.
Description
Technical field
It the utility model is related to ranging receiving circuit technical field, more particularly to a kind of radiofrequency signal automatic gain amplification electricity
Road.
Background technology
Ranging receiving circuit mainly includes adaptive amplification circuit module, low-pass filter circuit module and high speed sampling circuit
Module forms, for completing adaptive amplification, noise suppressed and high-speed data to weak echo signal in electro-optical distance measurement system
Sampling, technical support is provided for location algorithm.During the operation of receiver of reality, if measured signal is too small, do not reach
The 1/3 of ADC converter ranges, can lose certain precision, and be unfavorable for observing, and therefore, must there is high-performance in circuit
Amplifying element.On the other hand, because the attenuation coefficient of front end passive attenuation network is fixed, transkit attenuation often occurs
The problem of, it is also desirable to the amplifying element.In order under conditions of high range accuracy is ensured, realize Larger Dynamic scope ranging, it is necessary to
Using echo（Main ripple）The automatic growth control of signal.The general relatively low and gain control of amplifying circuit control accuracy of the prior art
Mode processed is dumb.
Utility model content
Technical problem to be solved in the utility model is good, the noise density that how to provide a kind of linear gain regulatory function
It is low, the high radiofrequency signal automatic gain amplifying circuit of precision.
In order to solve the above technical problems, technical solution adopted in the utility model is：A kind of radiofrequency signal automatic gain
Amplifying circuit, it is characterised in that：Single-ended become differential signal circuit, the second single-ended differential signal circuit, first poor of becoming including first
Divide and become single-ended signal circuit, the second difference change single-ended signal circuit, LPF denoising and amplifying circuit, adc circuit, microprocessor
Device, DAC-circuit and variable gain amplifier and filter chip ADRF6518, the first single-ended change differential signal circuit
Input is the first RF signal input end, it is described first it is single-ended become differential signal circuit differential signal outputs respectively with institute
State ADRF6518 INP1 pins, the connection of INM1 pins, the described second single-ended differential signal outputs for becoming differential signal circuit
The INP2 pins with the ADRF6518, INM2 pins are connected respectively, the OPP1 pins and OPM1 pins of the ADRF6518
The differential signal input for becoming single-ended signal circuit with first difference is connected, and first difference becomes single-ended signal circuit
Output end be the automatic gain amplifying circuit a RF signal output, the OPP2 pins of the ADRF6518 and
The differential signal input that OPM2 pins become single-ended signal circuit with second difference is connected, and second difference becomes single-ended letter
The output end of number circuit is another RF signal output of the automatic gain amplifying circuit, the VPK of the ADRF6518
Signal input part of the pin successively through the LPF denoising and amplifying circuit and adc circuit and the microprocessor connects
Connect, the control signal output of the microprocessor is through the DAC-circuit VGN with the ADRF6518 respectively1、VGN2And
VGN3Pin is connected, and the SPI pins of the microprocessor are connected with the SPI pins of the ADRF6518, the microprocessor
Control output end is connected with the SDO/RST pins of the ADRF6518.
Further technical scheme is：1 pin of the ADRF6518 connects positive voltage, 2 pin of the ADRF6518
It is divided into two-way, first via ground connection, the second tunnel is connected through electric capacity C4 with 1 pin of the ADRF6518, the microprocessor SPI interface
The enabled output end of latch be connected with resistance R63 one end, the resistance R63 other end is divided into three tunnels, and the first via connects through electric capacity C56
Ground, the second tunnel are grounded through resistance R66, and the 3rd tunnel is connected with 3 pin of the ADRF6518, the microprocessor SPI interface when
Clock output end is connected with resistance R18 one end, and the resistance R18 other end is divided into three tunnels, and the first via is grounded through electric capacity C53, and second
Road is grounded through resistance R68, and the 3rd tunnel is connected with 4 pins of the ADRF6518, the data output of the microprocessor SPI interface
End is connected with resistance R17 one end, and the resistance R17 other end is divided into three tunnels, and the first via is grounded through electric capacity C55, and the second tunnel is through electricity
R67 ground connection is hindered, the 3rd tunnel is connected with 5 pin of the ADRF6518, the microprocessor SDO data output ends and the one of resistance R1
End connection, the resistance R1 other end are divided into three tunnels, and the first via is grounded through electric capacity C25, and the second tunnel is grounded through resistance R21, the 3rd tunnel
It is connected with 6 pin of the ADRF6518,7 pin of the ADRF6518 are common-mode reference voltage input, the 8 of the ADRF6518
Pin connects input stage supply voltage, and 9 pin of the ADRF6518 are grounded after resistance R2,10 pin and 11 pin of the ADRF6518 with
The described second single-ended differential signal outputs connection for becoming differential signal circuit, 12 pin of the ADRF6518 are divided into two-way, the
It is grounded all the way through electric capacity C11, the second tunnel is connected with positive voltage, and 13 pin of the ADRF6518 are divided into two after resistance R4
Road, the first via are grounded through electric capacity C34, and the second tunnel is connected with the input of the LPF denoising and amplifying circuit, described
Output end of ADRF6518 14 pin, 21 pin and 27 pin respectively with the DAC-circuit is connected, the 15 pin warp of the ADRF6518
Electric capacity C13 is grounded, and 16 pin of the ADRF6518 are divided into two-way, and the first via is grounded through electric capacity C15, the second tunnel and positive voltage
Connection, 17 pin and 18 pin and second difference of the ADRF6518 become the differential signal input company of single-ended signal circuit
Connecing, the 19 pin ground connection of the ADRF6518,20 pin of the ADRF6518 are divided into two-way, and the first via is grounded through electric capacity C18, and second
Road is input common mode set point, and 22 pin of the ADRF6518 are divided into two-way, and first via ground connection, the second tunnel is through electric capacity C17 and institute
ADRF6518 21 pin connection is stated, 23 pin and 24 pin and first difference of the ADRF6518 become the two of single-ended signal circuit
The connection of individual differential signal input, 25 pin of the ADRF6518 are divided into two-way, and the first via is grounded through electric capacity C16, the second tunnel with
Positive voltage connects, and the 26 foot meridian capacitor C14 ground connection of the ADRF6518,28 pin of the ADRF6518 are divided into two-way, the
It is connected all the way through electric capacity C33 with positive voltage, the second tunnel is connected through resistance R15 with positive voltage, the ADRF6518's
29 pin are divided into two-way, and the first via is grounded through electric capacity C12, and the second tunnel is connected with positive voltage, 30 pin of the ADRF6518 with
31 pin are divided into be connected with the described first single-ended differential signal outputs for becoming differential signal circuit, the 32 pin warp of the ADRF6518
It is divided into two-way after switch P2, first via ground connection, the second tunnel is connected with positive voltage.
Further technical scheme is：The described first single-ended differential signal circuit that becomes includes radio-frequency transformer T1, described
One end ground connection primary T1, the other end primary T1 are connected with resistance R31 one end, and the other end of the resistance R31 is
One RF signal input end of the automatic gain amplifying circuit, the centre tap of the T1 level are grounded through electric capacity C6, institute
The one end for stating T1 level is connected through resistance R47 with electric capacity C9 one end, and the electric capacity C9 other end is the described first single-ended change difference
One differential signal outputs of signal circuit, the other end of the T1 level are connected through resistance R48 with electric capacity C10 one end,
The electric capacity C10 other end is described first single-ended another differential signal outputs for becoming differential signal circuit.
Further technical scheme is：The described second single-ended differential signal circuit that becomes includes radio-frequency transformer T2, described
One end ground connection primary T2, the other end primary T2 are connected with resistance R32 one end, and the other end of the resistance R32 is
Another RF signal input end of the automatic gain amplifying circuit, the centre tap of the T2 level are grounded through electric capacity C3,
One end of the T2 level is connected through resistance R49 with electric capacity C7 one end, and the electric capacity C7 other end is the described second single-ended variation
One differential signal outputs of sub-signal circuit, the other end of the T2 level are connected through resistance R50 with electric capacity C8 one end,
The electric capacity C8 other end is described second single-ended another differential signal outputs for becoming differential signal circuit.
Further technical scheme is：First difference, which becomes single-ended signal circuit, includes radio-frequency transformer T3, described
Centre tap primary T3 is grounded through electric capacity C23, and one end primary T3 is connected through resistance R19 with electric capacity C19 one end, electricity
The other end for holding C19 is the differential signal input that first difference becomes single-ended signal circuit, the one of the T3 primary
End is connected through resistance R20 with electric capacity C20 one end, and the electric capacity C20 other end becomes single-ended signal circuit for first difference
Another differential signal input, one end ground connection of the T3 level, the other end of the T3 level connect with resistance R41 one end
Connect, the resistance R41 other end becomes another RF signal output of single-ended signal circuit for first difference.
Further technical scheme is：Second difference, which becomes single-ended signal circuit, includes radio-frequency transformer T4, described
Centre tap primary T4 is grounded through electric capacity C24, and one end primary T4 is connected through resistance R35 with electric capacity C21 one end, electricity
The other end for holding C21 is the differential signal input that second difference becomes single-ended signal circuit, the one of the T4 primary
End is connected through resistance R36 with electric capacity C22 one end, and the electric capacity C22 other end becomes single-ended signal circuit for second difference
Another differential signal input, one end ground connection of the T4 level, the other end of the T4 level connect with resistance R42 one end
Connect, the resistance R42 other end becomes a RF signal output of single-ended signal circuit for second difference.
Further technical scheme is：The adc circuit uses AD9237 type modulus conversion chips.
Further technical scheme is：The DAC-circuit uses AD5725 type analog-digital chips.
Further technical scheme is：The microprocessor includes FPGA, ARM or DSP.
It is using beneficial effect caused by above-mentioned technical proposal：The automatic gain amplifying circuit is poor by single-ended volume
Sub-signal circuit is handled the single RF signal of input, is made its output difference signal and is inputed to differential signal
ADRF6518 processing, the signal of ADRF6518 VPK pins output is by LPF denoising and when big circuit is filtered
Adc circuit is inputed to after ripple and denoising and carries out module conversion, the signal output after analog-to-digital conversion to microprocessor at
Reason, microprocessor are controlled to the ADRF6518 according to the signal of input, make its gain-variable, realize defeated to ADRF6518
The differential signal gone out is adjusted, and the differential signal of ADRF6518 outputs becomes defeated after single-ended signal circuit is changed by difference
Go out.The automatic gain amplifying circuit uses ADRF6518 cake cores as kernel processor chip and designs corresponding periphery electricity
Road so that the adjustable gain scope of the automatic gain amplifying circuit is big, and noise in output signal density is low, and precision is high.
Brief description of the drawings
The utility model is described in further detail with reference to the accompanying drawings and detailed description.
Fig. 1 is the theory diagram of automatic gain amplifying circuit described in the utility model embodiment；
Fig. 2 is the schematic diagram of automatic gain amplifying circuit described in the utility model embodiment（Single ended input output mode）；
Fig. 3 is the schematic diagram of adc circuit described in the utility model embodiment；
Fig. 4 is the schematic diagram of DAC-circuit described in the utility model embodiment.
Embodiment
With reference to the accompanying drawing in the utility model embodiment, the technical scheme in the embodiment of the utility model is carried out clear
Chu, it is fully described by, it is clear that described embodiment is only part of the embodiment of the present utility model, rather than whole
Embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are not under the premise of creative work is made
The every other embodiment obtained, belong to the scope of the utility model protection.
Many details are elaborated in the following description in order to fully understand the utility model, but this practicality is new
Type can also be different from other manner described here using other to be implemented, and those skilled in the art can be without prejudice to this reality
With doing similar popularization in the case of new intension, therefore the utility model is not limited by following public specific embodiment.
As shown in figure 1, the utility model embodiment discloses a kind of radiofrequency signal automatic gain amplifying circuit, including first
Single-ended change differential signal circuit, the second single-ended differential signal circuit, the first difference change single-ended signal circuit, the second difference of becoming become single
End signal circuit, LPF denoising and amplifying circuit, adc circuit, microprocessor, DAC-circuit and variable gain amplifier
With filter chip ADRF6518.It is described first it is single-ended become differential signal circuit input into the first RF signal input end,
Described first single-ended differential signal outputs INP1 pins, the INM1 with the ADRF6518 respectively for becoming differential signal circuit
Pin connects, the described second single-ended differential signal outputs INP2 with the ADRF6518 respectively for becoming differential signal circuit
Pin, the connection of INM2 pins, OPP1 pins and OPM1 pins and first difference of the ADRF6518 become single-ended signal electricity
The differential signal input connection on road, the output end that first difference becomes single-ended signal circuit amplify electricity into the automatic gain
One RF signal output on road, OPP2 pins and OPM2 pins and second difference of the ADRF6518 become single-ended
The differential signal input connection of signal circuit, second difference become the output end of single-ended signal circuit as the automatic gain
Another RF signal output of amplifying circuit, the VPK pins of the ADRF6518 successively through the LPF denoising and
Amplifying circuit and adc circuit are connected with the signal input part of the microprocessor, the control signal output of the microprocessor
End is through the DAC-circuit VGN with the ADRF6518 respectively1、VGN2And VGN3Pin connects, the SPI of the microprocessor
Pin is connected with the SPI pins of the ADRF6518, the control output end of the microprocessor and the SDO/ of the ADRF6518
RST pins connect.
ADRF6518 low-resistance（10Ω）Output buffer can be not only used for driving adc circuit input, can be used for driving it again
Amplifier afterwards.The good linear gain regulatory function of the circuit realiration, noise density is low, has high accuracy, low noise etc.
Feature.Differential input impedance in view of ADRF6518 is 400 Ω, and differential output impedance is less than 10 Ω, it is therefore necessary to uses and penetrates
Frequency power transformer carries out input, output-resistor conversion.
Physical circuit design mainly passes through impedance ratio 1：8 radio-frequency transformer（CX2049LNL）Realize ADRF6518 with it is outer
The Ω of circuit 50 input, output-resistor matching is enclosed, and single-ended change difference, difference become single-ended signal form conversion.Radio frequency becomes
Depressor CX4049LNL -3dB bandwidth of operation is 0.25 ~ 500MHz, easily realizes that single-ended-to-difference is changed, be differential-to-single-ended
Conversion, and impedance conversion.50 Ω impedance matching is exported for being realized using CX4049LNL, is provided in device data
ADRF6518 differential output impedance is less than 10 Ω, if being taken as 6 ~ 7 Ω, impedance during output stage is used as by the use of CX4049LNL
The approximate single-ended output impedance requirement that can reach 50 Ω after conversion.
Fig. 2 is the automatic gain control circuit of the 500MHz bandwidth based on ADRF6518（Single ended input output mode）.
Such as Fig. 2,1 pin of the ADRF6518 connects positive voltage, and 2 pin of the ADRF6518 are divided into two-way, the first via
Ground connection, the second tunnel are connected through electric capacity C4 with 1 pin of the ADRF6518, the enabled output of latch of the microprocessor SPI interface
End is connected with resistance R63 one end, and the resistance R63 other end is divided into three tunnels, and the first via is grounded through electric capacity C56, and the second tunnel is through electricity
R66 ground connection is hindered, the 3rd tunnel is connected with 3 pin of the ADRF6518, the output terminal of clock and resistance of the microprocessor SPI interface
R18 one end connection, the resistance R18 other end are divided into three tunnels, and the first via is grounded through electric capacity C53, and the second tunnel connects through resistance R68
Ground, the 3rd tunnel are connected with 4 pins of the ADRF6518, and the data output end of the microprocessor SPI interface is with resistance R17's
One end connects, and the resistance R17 other end is divided into three tunnels, and the first via is grounded through electric capacity C55, and the second tunnel is grounded through resistance R67, and the 3rd
Road is connected with 5 pin of the ADRF6518, and the microprocessor SDO data output ends are connected with resistance R1 one end, resistance R1
The other end be divided into three tunnels, the first via is grounded through electric capacity C25, and the second tunnel is grounded through resistance R21, the 3rd tunnel and the ADRF6518
6 pin connection, 7 pin of the ADRF6518 are common-mode reference voltage input, and 8 pin of the ADRF6518 connect input level power supply
Voltage, 9 pin of the ADRF6518 are grounded after resistance R2,10 pin and 11 pin and the described second single-ended change of the ADRF6518
The differential signal outputs connection of differential signal circuit, 12 pin of the ADRF6518 are divided into two-way, and the first via connects through electric capacity C11
Ground, the second tunnel are connected with positive voltage, and 13 pin of the ADRF6518 are divided into two-way after resistance R4, and the first via is through electric capacity
C34 is grounded, and the second tunnel is connected with the input of the LPF denoising and amplifying circuit, 14 pin of the ADRF6518,21
The output end of pin and 27 pin respectively with the DAC-circuit is connected, the 15 foot meridian capacitor C13 ground connection of the ADRF6518, described
ADRF6518 16 pin are divided into two-way, and the first via is grounded through electric capacity C15, and the second tunnel is connected with positive voltage, described
The differential signal input that ADRF6518 17 pin and 18 pin become single-ended signal circuit with second difference is connected, described
ADRF6518 19 pin ground connection, 20 pin of the ADRF6518 are divided into two-way, and the first via is grounded through electric capacity C18, and the second tunnel is defeated
Enter common mode set point, 22 pin of the ADRF6518 are divided into two-way, first via ground connection, the second tunnel through electric capacity C17 with it is described
ADRF6518 21 pin connection, 23 pin and 24 pin and first difference of the ADRF6518 become two of single-ended signal circuit
Differential signal input is connected, and 25 pin of the ADRF6518 are divided into two-way, and the first via is grounded through electric capacity C16, the second tunnel with just
Supply voltage connects, the 26 foot meridian capacitor C14 of ADRF6518 ground connection, and 28 pin of the ADRF6518 are divided into two-way, and first
Road is connected through electric capacity C33 with positive voltage, and the second tunnel is connected through resistance R15 with positive voltage, and the 29 of the ADRF6518
Pin is divided into two-way, and the first via is grounded through electric capacity C12, and the second tunnel is connected with positive voltage, 30 pin of the ADRF6518 and 31
Pin is divided into be connected with the described first single-ended differential signal outputs for becoming differential signal circuit, and 32 pin of the ADRF6518 are through opening
It is divided into two-way after closing P2, first via ground connection, the second tunnel is connected with positive voltage.
As shown in Fig. 2 the described first single-ended differential signal circuit that becomes includes radio-frequency transformer T1, one end primary T1
Ground connection, the other end primary T1 are connected with resistance R31 one end, and the other end of the resistance R31 is the automatic gain
One RF signal input end of amplifying circuit, the centre tap of the T1 level are grounded through electric capacity C6, and the one of the T1 level
End is connected through resistance R47 with electric capacity C9 one end, and the electric capacity C9 other end is the one of the described first single-ended change differential signal circuit
Individual differential signal outputs, the other end of the T1 level are connected through resistance R48 with electric capacity C10 one end, and electric capacity C10's is another
Hold as described first single-ended another differential signal outputs for becoming differential signal circuit.
As shown in Fig. 2 the described second single-ended differential signal circuit that becomes includes radio-frequency transformer T2, one end primary T2
Ground connection, the other end primary T2 are connected with resistance R32 one end, and the other end of the resistance R32 is the automatic gain
Another RF signal input end of amplifying circuit, the centre tap of the T2 level are grounded through electric capacity C3, the T2 level
One end is connected through resistance R49 with electric capacity C7 one end, and the electric capacity C7 other end is the described second single-ended change differential signal circuit
One differential signal outputs, the other end of the T2 level are connected through resistance R50 with electric capacity C8 one end, and electric capacity C8's is another
Hold as described second single-ended another differential signal outputs for becoming differential signal circuit.
As shown in Fig. 2 first difference, which becomes single-ended signal circuit, includes radio-frequency transformer T3, the centre primary T3
Tap is grounded through electric capacity C23, and one end primary T3 is connected through resistance R19 with electric capacity C19 one end, and electric capacity C19's is another
A differential signal input for becoming single-ended signal circuit for first difference is held, one end primary T3 is through resistance R20
It is connected with electric capacity C20 one end, the electric capacity C20 other end becomes another difference letter of single-ended signal circuit for first difference
Number input, one end ground connection of the T3 level, the other end of the T3 level are connected with resistance R41 one end, resistance R41's
The other end is another RF signal output that first difference becomes single-ended signal circuit.
As shown in Fig. 2 second difference, which becomes single-ended signal circuit, includes radio-frequency transformer T4, the centre primary T4
Tap is grounded through electric capacity C24, and one end primary T4 is connected through resistance R35 with electric capacity C21 one end, and electric capacity C21's is another
A differential signal input for becoming single-ended signal circuit for second difference is held, one end primary T4 is through resistance R36
It is connected with electric capacity C22 one end, the electric capacity C22 other end becomes another difference letter of single-ended signal circuit for second difference
Number input, one end ground connection of the T4 level, the other end of the T4 level are connected with resistance R42 one end, resistance R42's
The other end is the RF signal output that second difference becomes single-ended signal circuit.
In the circuit of fig. 2：
（1）Rf inputs：INP1_SE and INP2_SE inputs SMA is used to drive in a differential manner by bypassing balun
The device.Single-ended operation can be realized using only INP1_SE and INP2_SE and with reference to balun.In Fig. 2, radio-frequency transformer T1 and penetrate
Frequency power transformer T2 is that impedance ratio is 8:1 balun（Radio-frequency transformer）, the single-ended signal in 50 Ω external system can be turned
The balanced differential signal being changed in 400 Ω systems.Resistance R31, resistance R32, resistance R47, resistance R48, resistance R49 and resistance
R50 is used to be connected to appropriate balun interface end.
（2）Radio frequency output interface：During bypass output balun, OPP1, OPM1_SE and OPM2_SE output SMA are used for from the device
Part obtains differential signal, using OPM1_SE, OPM2_SE and balun, can obtain single-end output signal.Radio-frequency transformer T3 and penetrate
Frequency power transformer T4 is that impedance ratio is 8:1 balun, the differential impedance in the Ω systems of 6 Ω ~ 7 can be converted to single-ended in 50 Ω systems
Impedance.Resistance R19, resistance R20, resistance R35, resistance R36, resistance R41 and resistance R42 are used to be connected to appropriate balun interface
End.
Adc circuit and DAC-circuit in automatic gain amplifying circuit are as Figure 3-Figure 4.
Adc circuit is using 12BIT precision, 65MHz circuit realiration（AD9237）Realize, directly the peak value to ADRF6518
Geophone output signal VPK is sampled, and the perdurabgility for paying attention to VPK is about 2ms, and amplitude changes in 0 ~ 5V.Because in circuit
There is noise jamming, can be filtered first before sampling and denoising, obtain real VPK voltage signals.DAC-circuit is logical using 4
The DAC devices of the high accuracy 12 in road（AD5725）, its settling time is 7 μ s, can be produced simultaneously under control of the microprocessor
The gain-controlled voltage signal that ADRF6518 needs：VGN1、VGN2、VGN3.Microprocessor in the circuit can use
FPGA circuitry is realized, DSP/ARM can also be used to realize, is not further discussed here.
The automatic gain amplifying circuit by it is single-ended volume differential signal circuit to the single RF signal of input at
Reason, make its output difference signal and differential signal is inputed into ADRF6518 processing, ADRF6518 VPK pins output
Signal by LPF denoising and when big circuit be filtered and inputed to after denoising adc circuit carry out module conversion,
Signal output after analog-to-digital conversion is handled to microprocessor, and microprocessor enters according to the signal of input to the ADRF6518
Row control, makes its gain-variable, realizes and the differential signal of ADRF6518 outputs is adjusted, the difference letter of ADRF6518 outputs
Number by difference become single-ended signal circuit changed after export.The automatic gain amplifying circuit uses ADRF6518 cake cores
As kernel processor chip and design corresponding peripheral circuit so that the adjustable gain scope of the automatic gain amplifying circuit
Greatly, noise in output signal density is low, and precision is high.
Claims (9)
- A kind of 1. radiofrequency signal automatic gain amplifying circuit, it is characterised in that：Including the first single-ended change differential signal circuit, second Single-ended change differential signal circuit, the first difference become single-ended signal circuit, the second difference becomes single-ended signal circuit, LPF denoising And amplifying circuit, adc circuit, microprocessor, DAC-circuit and variable gain amplifier and filter chip ADRF6518, institute The first single-ended input for becoming differential signal circuit is stated as the first RF signal input end, the first single-ended change differential signal electricity The INP1 pins with the ADRF6518, INM1 pins are connected the differential signal outputs on road respectively, the second single-ended variation The INP2 pins with the ADRF6518, INM2 pins are connected the differential signal outputs of sub-signal circuit respectively, described The differential signal input that ADRF6518 OPP1 pins and OPM1 pins becomes single-ended signal circuit with first difference is connected, First difference becomes the output end of single-ended signal circuit as a RF signal output of the automatic gain amplifying circuit, The OPP2 pins and OPM2 pins of the ADRF6518 becomes the differential signal input of single-ended signal circuit with second difference Connection, second difference become the output end of single-ended signal circuit as another radiofrequency signal of the automatic gain amplifying circuit Output end, the VPK pins of the ADRF6518 are successively through the LPF denoising and amplifying circuit and adc circuit and institute State the signal input part connection of microprocessor, the control signal output of the microprocessor through the DAC-circuit respectively with institute State ADRF6518 VGN1、VGN2And VGN3Pin connects, the SPI pins of the microprocessor and the SPI of the ADRF6518 Pin is connected, and the control output end of the microprocessor is connected with the SDO/RST pins of the ADRF6518.
- 2. radiofrequency signal automatic gain amplifying circuit as claimed in claim 1, it is characterised in that：1 pin of the ADRF6518 Connect positive voltage, 2 pin of the ADRF6518 are divided into two-way, first via ground connection, the second tunnel through electric capacity C4 with it is described ADRF6518 1 pin connection, the enabled output end of latch of the microprocessor SPI interface are connected with resistance R63 one end, resistance The R63 other end is divided into three tunnels, and the first via is grounded through electric capacity C56, and the second tunnel is grounded through resistance R66, the 3rd tunnel with it is described ADRF6518 3 pin connection, the output terminal of clock of the microprocessor SPI interface are connected with resistance R18 one end, resistance R18 The other end be divided into three tunnels, the first via is grounded through electric capacity C53, and the second tunnel is grounded through resistance R68, the 3rd tunnel and the ADRF6518 The connection of 4 pins, the data output end of the microprocessor SPI interface is connected with resistance R17 one end, and resistance R17's is another End is divided into three tunnels, and the first via is grounded through electric capacity C55, and the second tunnel is grounded through resistance R67, the 3rd tunnel and 5 pin of the ADRF6518 Connection, the microprocessor SDO data output ends are connected with resistance R1 one end, and the resistance R1 other end is divided into three tunnels, and first Road is grounded through electric capacity C25, and the second tunnel is grounded through resistance R21, and the 3rd tunnel is connected with 6 pin of the ADRF6518, described ADRF6518 7 pin are common-mode reference voltage input, and 8 pin of the ADRF6518 connect input stage supply voltage, described ADRF6518 9 pin are grounded after resistance R2,10 pin and 11 pin of the ADRF6518 and the described second single-ended change differential signal The differential signal outputs connection of circuit, 12 pin of the ADRF6518 are divided into two-way, and the first via is grounded through electric capacity C11, and second Road is connected with positive voltage, and 13 pin of the ADRF6518 are divided into two-way after resistance R4, and the first via is grounded through electric capacity C34, Second tunnel is connected with the input of the LPF denoising and amplifying circuit, 14 pin, 21 pin and 27 of the ADRF6518 Output end of the pin respectively with the DAC-circuit is connected, the 15 foot meridian capacitor C13 ground connection of the ADRF6518, the ADRF6518 16 pin be divided into two-way, the first via is grounded through electric capacity C15, and the second tunnel is connected with positive voltage, 17 pin of the ADRF6518 The differential signal input for becoming single-ended signal circuit with 18 pin with second difference is connected, and 19 pin of the ADRF6518 connect Ground, 20 pin of the ADRF6518 are divided into two-way, and the first via is grounded through electric capacity C18, and the second tunnel is input common mode set point, described ADRF6518 22 pin are divided into two-way, first via ground connection, and the second tunnel is connected through electric capacity C17 with 21 pin of the ADRF6518, institute 23 pin and 24 pin for stating ADRF6518 are connected with two differential signal inputs of first difference change single-ended signal circuit, institute 25 pin for stating ADRF6518 are divided into two-way, and the first via is grounded through electric capacity C16, and the second tunnel is connected with positive voltage, described ADRF6518 26 foot meridian capacitor C14 ground connection, 28 pin of the ADRF6518 are divided into two-way, and the first via is through electric capacity C33 and positive electricity Source voltage connection, the second tunnel are connected through resistance R15 with positive voltage, and 29 pin of the ADRF6518 are divided into two-way, the first via It is grounded through electric capacity C12, the second tunnel is connected with positive voltage, and 30 pin and 31 pin of the ADRF6518 are divided into and the described first list End becomes the differential signal outputs connection of differential signal circuit, and 32 pin of the ADRF6518 are divided into two-way after switching P2, the It is grounded all the way, the second tunnel is connected with positive voltage.
- 3. radiofrequency signal automatic gain amplifying circuit as claimed in claim 1, it is characterised in that：The first single-ended change difference Signal circuit includes the primary one end ground connection of radio-frequency transformer T1, the T1, the other end primary T1 and the one of resistance R31 End connection, the other end of the resistance R31 is a RF signal input end of the automatic gain amplifying circuit, described T1 times The centre tap of level is grounded through electric capacity C6, and one end of the T1 level is connected through resistance R47 with electric capacity C9 one end, electric capacity C9's The other end is the described first single-ended differential signal outputs for becoming differential signal circuit, and the other end of the T1 level is through electricity Resistance R48 be connected with electric capacity C10 one end, and the electric capacity C10 other end is another of the described first single-ended change differential signal circuit Differential signal outputs.
- 4. radiofrequency signal automatic gain amplifying circuit as claimed in claim 3, it is characterised in that：The second single-ended change difference Signal circuit includes the primary one end ground connection of radio-frequency transformer T2, the T2, the other end primary T2 and the one of resistance R32 End connection, the other end of the resistance R32 are another RF signal input end of the automatic gain amplifying circuit, the T2 Secondary centre tap is grounded through electric capacity C3, and one end of the T2 level is connected through resistance R49 with electric capacity C7 one end, electric capacity C7 The other end be the described second single-ended differential signal outputs for becoming differential signal circuit, the other end of the T2 level passes through Resistance R50 is connected with electric capacity C8 one end, the electric capacity C8 other end for described second it is single-ended become differential signal circuit another Differential signal outputs.
- 5. radiofrequency signal automatic gain amplifying circuit as claimed in claim 1, it is characterised in that：First difference becomes single-ended Signal circuit includes radio-frequency transformer T3, and the centre tap primary T3 is grounded through electric capacity C23, one end warp primary T3 Resistance R19 is connected with electric capacity C19 one end, and the electric capacity C19 other end becomes one of single-ended signal circuit for first difference Differential signal input, one end primary T3 are connected through resistance R20 with electric capacity C20 one end, and the electric capacity C20 other end is First difference becomes another differential signal input of single-ended signal circuit, one end ground connection of the T3 level, the T3 The secondary other end is connected with resistance R41 one end, and the resistance R41 other end becomes single-ended signal circuit for first difference Another RF signal output.
- 6. radiofrequency signal automatic gain amplifying circuit as claimed in claim 1, it is characterised in that：Second difference becomes single-ended Signal circuit includes radio-frequency transformer T4, and the centre tap primary T4 is grounded through electric capacity C24, one end warp primary T4 Resistance R35 is connected with electric capacity C21 one end, and the electric capacity C21 other end becomes one of single-ended signal circuit for second difference Differential signal input, one end primary T4 are connected through resistance R36 with electric capacity C22 one end, and the electric capacity C22 other end is Second difference becomes another differential signal input of single-ended signal circuit, one end ground connection of the T4 level, the T4 The secondary other end is connected with resistance R42 one end, and the resistance R42 other end becomes single-ended signal circuit for second difference One RF signal output.
- 7. radiofrequency signal automatic gain amplifying circuit as claimed in claim 1, it is characterised in that：The adc circuit uses AD9237 type modulus conversion chips.
- 8. radiofrequency signal automatic gain amplifying circuit as claimed in claim 1, it is characterised in that：The DAC-circuit uses AD5725 type analog-digital chips.
- 9. radiofrequency signal automatic gain amplifying circuit as claimed in claim 1, it is characterised in that：The microprocessor includes FPGA, ARM or DSP.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721326419.1U CN207218647U (en) | 2017-10-16 | 2017-10-16 | Radiofrequency signal automatic gain amplifying circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721326419.1U CN207218647U (en) | 2017-10-16 | 2017-10-16 | Radiofrequency signal automatic gain amplifying circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN207218647U true CN207218647U (en) | 2018-04-10 |
Family
ID=61820913
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201721326419.1U Active CN207218647U (en) | 2017-10-16 | 2017-10-16 | Radiofrequency signal automatic gain amplifying circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN207218647U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115001524A (en) * | 2022-08-01 | 2022-09-02 | 深圳市亿联无限科技有限公司 | WIFI radio frequency system based on LC discrete component |
-
2017
- 2017-10-16 CN CN201721326419.1U patent/CN207218647U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115001524A (en) * | 2022-08-01 | 2022-09-02 | 深圳市亿联无限科技有限公司 | WIFI radio frequency system based on LC discrete component |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101694156B (en) | Dipole acoustic small-signal processing unit | |
| CN101403715B (en) | Nano-upgrading sample nuclear magnetic resonance detection digital receiver | |
| CN103033807B (en) | Portable ultrasonic imaging system receiving front-end device | |
| CN210670069U (en) | Weak photoelectric signal anti-interference long-distance transmission system | |
| CN205506211U (en) | Light signal detection circuit | |
| CN207218647U (en) | Radiofrequency signal automatic gain amplifying circuit | |
| CN107296599B (en) | Multi-lead ECG signal conditioning and data acquisition circuit | |
| CN116679128A (en) | Impedance detection circuit and method of radio frequency power supply | |
| CN204258744U (en) | Portable low power-consumption high-performance eeg amplifier circuit | |
| CN108173556A (en) | A kind of low-frequency ultra-wideband receiver system | |
| WO2024021651A1 (en) | Analog front-end chip and oscilloscope | |
| CN107769807A (en) | Radio frequency sampling device | |
| CN203896313U (en) | Low noise amplifier | |
| CN204206117U (en) | A kind of amplifier of creatures' physical electric signals circuit of fast detector | |
| CN103335679A (en) | Signal processing circuit of outflow-type electromagnetic flowmeter | |
| CN215682300U (en) | Underground space tunnel geological exploration transceiver tester | |
| CN216670093U (en) | Signal isolator and signal test system | |
| CN207819862U (en) | A kind of broad band amplifier of the adjustable gain of single supply power supply | |
| CN106610305A (en) | Simulated channel of synthesis instrument | |
| CN207798272U (en) | A kind of APD noise suppression circuits | |
| CN101610096A (en) | A kind of simple ultra-broadband receiver circuit | |
| CN110601724B (en) | Weak photoelectric signal anti-interference long-distance transmission system | |
| CN102751955A (en) | Preamplifier for rapid spot size measurement | |
| CN104660214A (en) | Digital filter system | |
| CN207369275U (en) | A kind of circuit structure of sound pick-up |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20231102 Address after: No. 2601, 2nd Floor, West Gate, Building 3, No. 368 Xinshi North Road, Shijiazhuang City, Hebei Province, 050000 Patentee after: Dechen Technology (Shijiazhuang) Co.,Ltd. Address before: 050000 room 406, area B, software building, Jinshi Park, 368 Xinshi North Road, Shijiazhuang City, Hebei Province Patentee before: SHIJIAZHUANG TIANJIAN COMMUNICATION TECHNOLOGY Co.,Ltd. |