CN204360378U - A kind of high-speed and large-capacity data acquisition storage system - Google Patents

A kind of high-speed and large-capacity data acquisition storage system Download PDF

Info

Publication number
CN204360378U
CN204360378U CN201420870853.6U CN201420870853U CN204360378U CN 204360378 U CN204360378 U CN 204360378U CN 201420870853 U CN201420870853 U CN 201420870853U CN 204360378 U CN204360378 U CN 204360378U
Authority
CN
China
Prior art keywords
microcontroller
data buffer
level conversion
bus switch
storage system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201420870853.6U
Other languages
Chinese (zh)
Inventor
朱桂林
陈佳玉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201420870853.6U priority Critical patent/CN204360378U/en
Application granted granted Critical
Publication of CN204360378U publication Critical patent/CN204360378U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Power Sources (AREA)

Abstract

The utility model discloses a kind of high-speed and large-capacity data acquisition storage system, main contents are: comprise input power, on board supply DC/DC, status indicator lamp, microcontroller, host computer, CPLD, simulating signal amount, parallel A/D converter, data buffer FIFO, level conversion/bus switch and storer FLASH, it is characterized in that, described on board supply DC/DC is connected with input power and microcontroller respectively, status indicator lamp is all connected with microcontroller with CPLD, host computer, data buffer FIFO is connected with microcontroller with level conversion/bus switch, parallel A/D converter respectively with CPLD, simulating signal amount is connected with data buffer FIFO, data buffer FIFO is connected with level conversion/bus switch, level conversion/bus switch is connected with storer FLASH.The utility model strong interference immunity and stable performance, applied widely, not by harsh environmental effects.

Description

A kind of high-speed and large-capacity data acquisition storage system
Technical field
The utility model relates to data acquisition technology field, particularly relates to a kind of high-speed and large-capacity data acquisition storage system.
Background technology
In modern scientific research and engineering reality, data acquisition system (DAS) is often needed to gather some semaphores and store.And present-day data collection power system capacity is relatively little, and reading speed is relatively slow, does not more and more meet people's demand relative to large data age now.
Utility model content
According to above deficiency, the utility model provides that a kind of structure is simple, strong interference immunity and the high-speed and large-capacity data acquisition storage system of stable performance.
For achieving the above object, the utility model high-speed and large-capacity data acquisition storage system, main contents are: comprise input power, on board supply DC/DC, status indicator lamp, microcontroller, host computer, CPLD, simulating signal amount, parallel A/D converter, data buffer FIFO, level conversion/bus switch and storer FLASH, it is characterized in that, described on board supply DC/DC is connected with input power and microcontroller respectively, described status indicator lamp is all connected with microcontroller with CPLD, described host computer, data buffer FIFO is connected with microcontroller with level conversion/bus switch, described parallel A/D converter respectively with CPLD, simulating signal amount is connected with data buffer FIFO, described data buffer FIFO is connected with level conversion/bus switch, described level conversion/bus switch is connected with storer FLASH.
As preferably, described host computer is mutual with microcontroller by USB or bluetooth etc.
As preferably, described microcontroller is dsp controller.
The utility model beneficial effect is: structure is simple, strong interference immunity and stable performance, applied widely, not by harsh environmental effects.
Accompanying drawing explanation
Fig. 1 is the utility model structural representation.
Description of reference numerals:
1-input power, 2-on board supply DC/DC, 3-status indicator lamp, 4-microcontroller, 5-host computer, 6-CPLD, 7-simulating signal amount, 8-walks abreast A/D converter, 9-data buffer FIFO, 10-level conversion/bus switch, 11-storer FLASH.
Embodiment
Below in conjunction with drawings and Examples, the utility model embodiment is described:
These system main contents are: comprise input power 1, on board supply DC/DC 2, status indicator lamp 3, microcontroller 4, host computer 5, CPLD 6, simulating signal amount 7, parallel A/D converter 8, data buffer FIFO 9, level conversion/bus switch 10 and storer FLASH 11, it is characterized in that, described on board supply DC/DC 2 is connected with input power 1 and microcontroller 4 respectively, described status indicator lamp 3 is all connected with microcontroller 4 with CPLD 6, described host computer 5, data buffer FIFO 9 is connected with microcontroller 4 with level conversion/bus switch 10, described parallel A/D converter 8 respectively with CPLD 6, simulating signal amount 7 is connected with data buffer FIFO 9, described data buffer FIFO 9 is connected with level conversion/bus switch 10, described level conversion/bus switch 10 is connected with storer FLASH 11.
Described host computer 5 is mutual with microcontroller 4 by USB or bluetooth etc.
In this system when by the number of accepting and believing by A/D converter 8 Collect conversion after, first be transported in data buffer FIFO 9, the level translator of data bus is closed again by microcontroller 4, abdicate storer FLASH 11 data bus, realize writing after sense data in storer FLASH 11 from FIFO 9 simultaneously; When needs during sense data, now make the output terminal of FIFO 9 invalid and are high-impedance state, after sense data, utilize USB interface to send to host computer 5 by microcontroller 4 from storer FLASH 11 from storer FLASH 11.
By reference to the accompanying drawings the utility model preferred implementation is explained in detail above, but the utility model is not limited to above-mentioned embodiment, in the ken that those of ordinary skill in the art possess, can also make a variety of changes under the prerequisite not departing from the utility model aim.
Do not depart from design of the present utility model and scope can make many other and change and remodeling.Should be appreciated that the utility model is not limited to specific embodiment, scope of the present utility model is defined by the following claims.

Claims (5)

1. a high-speed and large-capacity data acquisition storage system, comprise input power (1), on board supply DC/DC (2), status indicator lamp (3), microcontroller (4), host computer (5), CPLD (6), simulating signal amount (7), parallel A/D converter (8), data buffer FIFO (9), level conversion/bus switch (10) and storer FLASH (11), it is characterized in that, described on board supply DC/DC (2) is connected with input power (1) and microcontroller (4) respectively, described status indicator lamp (3) is all connected with microcontroller (4) with CPLD (6), described host computer (5), data buffer FIFO (9) is connected with microcontroller (4) with level conversion/bus switch (10), described parallel A/D converter (8) respectively with CPLD (6), simulating signal amount (7) is connected with data buffer FIFO (9), described data buffer FIFO (9) is connected with level conversion/bus switch (10), described level conversion/bus switch (10) is connected with storer FLASH (11).
2. high-speed and large-capacity data acquisition storage system as claimed in claim 1, is characterized in that: described host computer (5) by USB or bluetooth and microcontroller (4) alternately.
3. high-speed and large-capacity data acquisition storage system as claimed in claim 1, is characterized in that: described microcontroller (4) is dsp controller.
4. high-speed and large-capacity data acquisition storage system as claimed in claim 2, is characterized in that: described microcontroller (4) adopts the operating voltage of 5V.
5. high-speed and large-capacity data acquisition storage system as claimed in claim 2, is characterized in that: a first in first out synchronization fifo device CY7C4241V that described data buffer FIFO (9) adopts CYPRESS company to produce.
CN201420870853.6U 2014-12-29 2014-12-29 A kind of high-speed and large-capacity data acquisition storage system Expired - Fee Related CN204360378U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420870853.6U CN204360378U (en) 2014-12-29 2014-12-29 A kind of high-speed and large-capacity data acquisition storage system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420870853.6U CN204360378U (en) 2014-12-29 2014-12-29 A kind of high-speed and large-capacity data acquisition storage system

Publications (1)

Publication Number Publication Date
CN204360378U true CN204360378U (en) 2015-05-27

Family

ID=53261834

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420870853.6U Expired - Fee Related CN204360378U (en) 2014-12-29 2014-12-29 A kind of high-speed and large-capacity data acquisition storage system

Country Status (1)

Country Link
CN (1) CN204360378U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105487433A (en) * 2015-10-15 2016-04-13 常州市鹰皇冠进出口有限公司 Data acquisition storage system used for diesel engine

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105487433A (en) * 2015-10-15 2016-04-13 常州市鹰皇冠进出口有限公司 Data acquisition storage system used for diesel engine

Similar Documents

Publication Publication Date Title
CN204166088U (en) Local discharge signal harvester
CN203930612U (en) A kind of multi-functional PCIE IO card extender
CN201765588U (en) Card for converting USB interface into 1 M serial port
CN204360378U (en) A kind of high-speed and large-capacity data acquisition storage system
CN104281082A (en) Partial discharge signal collecting method and system
CN204044813U (en) A kind of USB turns SATA card extender
CN202443048U (en) Double-trace virtual oscilloscope
CN105487433A (en) Data acquisition storage system used for diesel engine
CN203455072U (en) Portable electric-traction coal cutter dynamic signal acquisition instrument
CN202331457U (en) Data acquirer
CN104951237A (en) High-speed storage device based on SATA interface solid state disk
CN205015164U (en) High -speed synchronization signal collection system of car brake performance detector
CN203561978U (en) Data collector with improved structure
CN203259954U (en) PCIE expansion slot of standard and user-defined composite signals
CN203773539U (en) USB (Universal Serial Bus) interface based data collection and transmission system
CN203773954U (en) Computer interconnected data transmission memorizer
CN203480507U (en) USB interface equipment
CN203883804U (en) RS232 and digital processor level converting circuit with capacitor floating control
CN203561991U (en) LVDS data transmission and data collecting device
CN203573643U (en) Portable multi-channel audio data collector based on ARM and FPGA
CN201749416U (en) Bus and analog/digital (A/D) multiplexing circuit capable of being used for singlechip connection use
CN202735893U (en) High-performance main board with interconnected ports based on peripheral component interface express (PCIE)
CN204537666U (en) The LED display control system that a kind of performance of control is excellent
CN202533555U (en) Rapid detection apparatus of bluetooth chip
CN202394531U (en) Integral multifunctional U disk

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150527

Termination date: 20151229

EXPY Termination of patent right or utility model