CN204130141U - LED display asynchronous control-card - Google Patents
LED display asynchronous control-card Download PDFInfo
- Publication number
- CN204130141U CN204130141U CN201320542664.1U CN201320542664U CN204130141U CN 204130141 U CN204130141 U CN 204130141U CN 201320542664 U CN201320542664 U CN 201320542664U CN 204130141 U CN204130141 U CN 204130141U
- Authority
- CN
- China
- Prior art keywords
- interface
- circuit board
- ethernet
- card
- led display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The utility model relates to a kind of LED display asynchronous control-card, comprise the flush bonding processor be arranged on first circuit board, Ethernet media access controller, ethernet PHY transceiver, nonvolatile memory, random access memory and power module, flush bonding processor is also configured with IIS audio interface and VP or DPI display interface; And the programming device, Ethernet transformer, Ethernet network interface, audio digital to analog converter, audio output port, the power socket that arrange on the second circuit board.Wherein, programming device electrical connection VP or DPI display interface, Ethernet transformer electrical connection ethernet PHY transceiver, audio digital to analog converter electrical connection IIS audio interface, power socket electric connection of power supply module.LED display asynchronous control-card is divided upper and lower two-layer design by the utility model, conveniently carries out HardwareUpgring, saves plank space, and defines one group of complete Interface Electrical rule meeting LED display asynchronous control-card for levels structure.
Description
Technical field
The utility model relates to display control technology field, particularly a kind of LED display asynchronous control-card.
Background technology
In existing LED (Light Emitting Diode, light emitting diode) display screen control system, LED display is normally spliced by multiple LED box, and casing is spliced by multiple LED lamp panel again; LED lamp panel is the minimum unit comprising the circuit such as LED pixel, driving chip.Generalized case, a LED box can configure one or more receiving card to control; Under individual instances, also have multiple LED box and configure a receiving card and control.
At present, the difference according to its control mode can be distinguished into synchro control LED display screen system and asynchronous controlling LED display screen system.Wherein, synchro control LED display screen system refers to the picture that upper PC shows to be mapped in real time in LED display and shows, and its connected mode generally adopts: upper PC → sending card → receiving card → LED display.Asynchronous controlling LED display screen system refers to and is put on asynchronous control-card by broadcasting media by USB flash disk, serial ports, SD card or network, and asynchronous control-card self carries out control display, without the need to upper PC and sending card during media play.
Existing asynchronous control-card exists two process cores, one is media processing, parsing core, and mostly be ARM microprocessor, another is data conversion, gray-coded core, mostly is FPGA device.These two process acp chips are generally placed on same circuit board by existing asynchronous control-card, if cause one to process the upgrading of acp chip needs just must redesign whole circuit board.Owing to there is partial circuit design iterations, cause the drawbacks such as design efficiency is low, the reaction time is long, maintenance cost is high.
Utility model content
For solving the technological deficiency existed in prior art, the utility model provides a kind of LED display asynchronous control-card.
Particularly, a kind of LED display asynchronous control-card that the utility model provides, comprising: first circuit board and the removable second circuit board being fixedly attached to first circuit board.First circuit board is provided with flush bonding processor, Ethernet media access controller, ethernet PHY transceiver, nonvolatile memory, random access memory and power module, ethernet PHY transceiver is electrically connected to flush bonding processor by Ethernet media access controller, nonvolatile memory, random access memory and power module are electrically connected flush bonding processor respectively, and flush bonding processor is also configured with IIS (Inter-IC Sound) audio interface and VP (Video Port Interface, video port interface) or DPI (Display Pixel Interface, display pixel interface) display interface.Second circuit board is provided with programming device, Ethernet transformer Ethernet network interface, audio digital to analog converter, audio output port and power socket, programming device electrical connection display interface, Ethernet network interface is electrically connected to ethernet PHY transceiver by Ethernet transformer, audio output port is electrically connected to IIS audio interface by audio digital to analog converter, power socket electric connection of power supply module.
In an embodiment of the present utility model, above-mentioned Ethernet transformer is electrically connected to ethernet PHY transceiver by Ethernet differential pair.
In an embodiment of the present utility model, above-mentioned first circuit board is also provided with USB physical layer transceiver, electrical connection flush bonding processor; Second circuit board is also provided with USB interface, by USB differential pair electrical connection USB physical layer transceiver.
In an embodiment of the present utility model, above-mentioned flush bonding processor is also configured with SDIO (Secure Digital Input/Output, secure digital input and output) interface, second circuit board is provided with draw-in groove, this draw-in groove electrical connection SDIO interface.
In an embodiment of the present utility model, above-mentioned flush bonding processor is also configured with multiple serial line interface, second circuit board is also provided with the first serial port, the second serial port and level shifting circuit; Programming device is electrically connected one of multiple serial line interface, and the first serial port is electrically connected another of multiple serial line interface, and the second serial port is electrically connected another of multiple serial line interface by level shifting circuit.
In an embodiment of the present utility model, the above-mentioned serial line interface be electrically connected with programming device is Asynchronous Serial Interface.
In an embodiment of the present utility model, above-mentioned flush bonding processor is also configured with the universal input/output interface of the program loading interface as programming device.
In an embodiment of the present utility model, above-mentioned Ethernet media access controller is integrated in flush bonding processor, Ethernet media access controller is electrically connected ethernet PHY transceiver by Media Independent Interface (Media Independent Interface, MII).
In an embodiment of the present utility model, above-mentioned flush bonding processor is such as CPU, arm processor, single-chip microcomputer or DSP (digital signal processor, digital signal processor); Above-mentioned programming device is such as FPGA (Field Programmable Gate Array, field programmable gate array) device or CPLD device (Complex Programmable logic Device, CPLD).
In an embodiment of the present utility model, the side also row's of being provided with pin of above-mentioned first circuit board, the another location of homonymy is provided with mother row; Also the row of being provided with is female in the side of second circuit board, and the another location of homonymy is provided with row's pin; First circuit board and second circuit board are by row's pin of first circuit board and the row of second circuit board is female and the row of first circuit board is female and the grafting cooperation and to be removablely fixedly connected with respectively of row's pin of second circuit board, and fool proof effect can be played, avoid reversal connection.
As from the foregoing, the utility model, by dividing upper and lower two-layer design by LED display asynchronous control-card, conveniently carries out HardwareUpgring, saves plank space; And for levels structure defines one group of complete Interface Electrical rule meeting LED display asynchronous control-card.
By the detailed description below with reference to accompanying drawing, other side of the present utility model and feature become obvious.But it should be known that this accompanying drawing is only the object design of explanation, instead of as the restriction of scope of the present utility model, this is because it should with reference to additional claim.Should also be appreciated that, unless otherwise noted, unnecessaryly draw accompanying drawing to scale, they only try hard to structure described herein is described conceptually.
Accompanying drawing explanation
Below in conjunction with accompanying drawing, embodiment of the present utility model is described in detail.
Fig. 1 is the electrical block diagram of a kind of LED display asynchronous control-card of an embodiment of the present utility model.
The annexation schematic diagram that Fig. 2 is the first circuit board in the asynchronous control-card of LED display shown in Fig. 1 and second circuit board.
Embodiment
For enabling above-mentioned purpose of the present utility model, feature and advantage become apparent more, are described in detail embodiment of the present utility model below in conjunction with accompanying drawing.
Fig. 1 is the electrical block diagram of a kind of LED display asynchronous control-card of an embodiment of the present utility model.As shown in Figure 1, LED display asynchronous control-card 10 comprises first circuit board 11 and second circuit board 13.
Wherein, first circuit board 11 is such as provided with flush bonding processor, Ethernet media access controller (MAC, Media Access Controller), ethernet PHY transceiver (PHY), USB physical layer transceiver (PHY), nonvolatile memory, random access memory and power module.Flush bonding processor is such as configured with SDIO (Secure Digital Input/Output, secure digital input and output) interface, universal input export (GIPO, General Purpose Input/Output) interface, VP (Video Port Interface, video port interface) or DPI (Display Pixel Interface, display pixel interface) display interface, IIS (Inter IC Sound bus) audio interface, serial line interface 1, serial line interface 2 and serial line interface 3.
The MAC interface (Fig. 1 is not shown) of Ethernet media access controller electrical connection flush bonding processor, ethernet PHY transceiver is electrically connected to Ethernet media access controller by MII interface (Media Independent Interface, Media Independent Interface) thus is electrically connected to flush bonding processor.USB physical layer transceiver is connected to flush bonding processor by UTMI (USB Transceiver Macro-cell Interface, USB transceiver macroelement interface)+low pin interface (Low Pin Interface).Nonvolatile memory, random access memory and power module are electrically connected flush bonding processor respectively, wherein nonvolatile memory is such as nand flash memory, random access memory is such as dynamic RAM, power module is used for input supply voltage being carried out DC-DC voltage conversion, to provide the operating voltage needed for each functional circuit on first circuit board 11.The SDIO interface of embedded processing supports SD (Secure Digital, numeric security) card, mmc card (MultiMedia Card, multimedia card) etc.; The universal input/output interface of flush bonding processor is as program loading interface, and it such as adopts Slave pattern configurations agreement, for programming device loading procedure; The IIS audio interface of flush bonding processor is a kind of serial digital audio bus protocol interface.The DP display interface of flush bonding processor is a kind of video input/output port flexibly; DPI display interface can be described as rgb interface, has the features such as speed is fast, is usually used in display video or animation is used.The serial line interface 1 of flush bonding processor and serial line interface 2 are such as RS232 electric level interfaces, and serial line interface 3 is such as UART (Universal Asynchronous Receiver/Transmitter, the asynchronous serial) interface of Transistor-Transistor Logic level.In addition, the flush bonding processor of the present embodiment is used for media processing and parsing, and it is such as arm processor, CPU, single-chip microcomputer or DSP etc.
Hold above-mentioned, second circuit board 13 is such as provided with programming device, Ethernet transformer, Ethernet network interface, USB port, audio digital to analog converter, audio output port, serial port 1, level shifting circuit, serial port 2, draw-in groove and power socket.
The universal input/output interface of flush bonding processor, serial line interface 3 and VP or DPI display interface on programming device electrical connection first circuit board 11.Ethernet transformer is by the ethernet PHY transceiver on Ethernet differential pair electrical connection first circuit board 11, and Ethernet network interface electrical connection Ethernet transformer.USB port is by the USB physical layer transceiver on USB differential pair electrical connection first circuit board 11.The IIS audio interface of the embedded processing of audio digital to analog converter electrical connection first circuit board 11, and audio output port electrical connection audio digital to analog converter.Serial port 1 is electrically connected the serial line interface 1 on first circuit board 11, and serial port 2 is by the serial line interface 2 on level shifting circuit electrical connection first circuit board 11; Wherein, serial port 1 is such as RS232 port, and serial port 2 is such as RS485 port.Draw-in groove is such as SD draw-in groove, mmc card groove etc., the SDIO interface of the flush bonding processor on its electrical connection first circuit board 11.Power module on power socket electrical connection first circuit board 11, inputs to provide outer power voltage.In addition, programming device is used for data conversion and gray-coded, it is such as FPGA device or CPLD device etc., exportable image drive signals, this image drive signals sends the receiving card of LED display to by Ethernet, and/or is used by the LED lamp panel that winding displacement or other wire rod directly send in the casing of LED display.
Refer to Fig. 2, its annexation schematic diagram being the first circuit board in the asynchronous control-card of LED display shown in Fig. 1 and second circuit board.In fig. 2, the side of first circuit board 11 is provided with row's pin 111, and the relative position of the same side is provided with row female 113; Correspondingly, the side of second circuit board 3 is provided with row female 132, and the relative position of the same side is provided with row's pin 134.Coordinated by the grafting of row's pin 134 of the grafting cooperation of row's pin 111 of first circuit board 11 and mother row 132 of second circuit board 13 and the row female 113 of first circuit board 11 and second circuit board 13, can to realize between first circuit board 11 and second circuit board 13 removable is fixedly connected with, and the female set-up mode of this kind of row's pin, row can play fool proof effect.In addition, as can be seen from Figure 2, first circuit board 11 and second circuit board are levels structural design, conveniently carry out HardwareUpgring and save plank space.
Please also refer to Fig. 1 and Fig. 2, can find out: the electric rule of the levels interface of LED display asynchronous control-card 10 comprises: (a) multi-path serial interface, comprises the interface meeting UART signal; The electric interfaces of (b) VP/DPI agreement, the display translation of first circuit board 11 is connected with second circuit board 13 by this interface; (c) differential pair protocol interface, the network link data of first circuit board 11 can be undertaken alternately by this interface and second circuit board 13; D () hot-pluggable device interface, comprises USB physical layer standard interface and SDIO protocol interface; (e) IIS protocol interface, the voice data of first circuit board 11 is undertaken alternately by this interface and second circuit board; (f) universal input/output interface, this interface is used as the program loading interface of the programming device of second circuit board 13, also as the interface of user interactions, can comprise LED signal lamp, and button triggers all can use this interface; G () power link interface, comprises the power supply being input to first circuit board 11 from second circuit board 13, as the input of 3.3V, 5V power supply.
In addition, can do for the embodiment shown in earlier figures 1 and suitably change, such as serial line interface 3 can replace to serial bus interface, the bus interface such as such as I2C (Inter-Integrated Circuit), SPI (Serial Peripheral Interface); Serial port 1 and serial port 2 can select a setting according to the actual requirements, and the serial line interface 1 correspondingly on first circuit board 11 and serial line interface 2 also select a configuration; Ethernet network interface, USB port, draw-in groove, serial port 1 and serial port 2 mainly can be used to provide plays media to first circuit board 11, and therefore can select a setting to a certain extent, the circuit relevant to each port then configures accordingly; Ethernet media access controller can be integrated in flush bonding processor, thus Ethernet media access controller is by MII interface electrical connection ethernet PHY transceiver.
Apply specific case herein to set forth the principle of the utility model LED display asynchronous control-card and embodiment, the explanation of above embodiment just understands method of the present utility model and core concept thereof for helping; Simultaneously; for one of ordinary skill in the art; according to thought of the present utility model; all will change in specific embodiments and applications; in sum; this description should not be construed as restriction of the present utility model, and protection domain of the present utility model should be as the criterion with appended claim.
Claims (10)
1. a LED display asynchronous control-card, is characterized in that, comprising:
First circuit board, described first circuit board is provided with flush bonding processor, Ethernet media access controller, ethernet PHY transceiver, nonvolatile memory, random access memory and power module, described ethernet PHY transceiver is electrically connected to described flush bonding processor by described Ethernet media access controller, described nonvolatile memory, random access memory and power module are electrically connected described flush bonding processor respectively, and described flush bonding processor is also configured with IIS audio interface and display interface, described display interface is video port interface or display pixel interface, and
Second circuit board, removablely be fixedly attached to described first circuit board, and described second circuit board is provided with programming device, Ethernet transformer, Ethernet network interface, audio digital to analog converter, audio output port and power socket, described programming device is electrically connected described display interface, described Ethernet network interface is electrically connected to described ethernet PHY transceiver by described Ethernet transformer, described audio output port is electrically connected to described IIS audio interface by described audio digital to analog converter, and described power socket is electrically connected described power module.
2. LED display asynchronous control-card as claimed in claim 1, it is characterized in that, described Ethernet transformer is electrically connected to described ethernet PHY transceiver by Ethernet differential pair.
3. LED display asynchronous control-card as claimed in claim 1, is characterized in that, described first circuit board is also provided with USB physical layer transceiver, be electrically connected described flush bonding processor; Described second circuit board is also provided with USB port, is electrically connected described USB physical layer transceiver by USB differential pair.
4. LED display asynchronous control-card as claimed in claim 1, it is characterized in that, described flush bonding processor is also configured with SDIO interface, and described second circuit board is provided with draw-in groove, and described draw-in groove is electrically connected described SDIO interface.
5. LED display asynchronous control-card as claimed in claim 1, it is characterized in that, described flush bonding processor is also configured with multiple serial line interface, described second circuit board is also provided with the first serial port, the second serial port and level shifting circuit, one of described multiple serial line interface of described programming device electrical connection, another of the described multiple serial line interface of described first serial port electrical connection, described second serial port is by another of the described multiple serial line interface of described level shifting circuit electrical connection.
6. LED display asynchronous control-card as claimed in claim 5, it is characterized in that, the serial line interface be electrically connected with described programming device is Asynchronous Serial Interface.
7. LED display asynchronous control-card as claimed in claim 1, it is characterized in that, described flush bonding processor is also configured with the universal input/output interface of the program loading interface as described programming device.
8. LED display asynchronous control-card as claimed in claim 1, it is characterized in that, described Ethernet media access controller is integrated in described flush bonding processor, and described Ethernet media access controller is electrically connected described ethernet PHY transceiver by Media Independent Interface.
9. LED display asynchronous control-card as claimed in claim 1, it is characterized in that, described flush bonding processor is CPU, arm processor, single-chip microcomputer or DSP, and described programming device is FPGA device or CPLD device.
10. LED display asynchronous control-card as claimed in claim 1, is characterized in that, the side also row's of being provided with pin of described first circuit board, and the another location of homonymy is provided with mother row; Also the row of being provided with is female in the side of described second circuit board, and the another location of homonymy is provided with row's pin; Described first circuit board and second circuit board are by described row's pin of first circuit board and the described row of second circuit board is female and the described row of first circuit board is female and the grafting cooperation and to be removablely fixedly connected with respectively of described row's pin of second circuit board.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320542664.1U CN204130141U (en) | 2013-09-02 | 2013-09-02 | LED display asynchronous control-card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320542664.1U CN204130141U (en) | 2013-09-02 | 2013-09-02 | LED display asynchronous control-card |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204130141U true CN204130141U (en) | 2015-01-28 |
Family
ID=52386473
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201320542664.1U Expired - Lifetime CN204130141U (en) | 2013-09-02 | 2013-09-02 | LED display asynchronous control-card |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204130141U (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105006217A (en) * | 2015-03-25 | 2015-10-28 | 潘红兵 | High-loading-capacity asynchronous control system of LED display screen |
| CN105118441A (en) * | 2015-10-14 | 2015-12-02 | 南京大学 | LED display screen control card for asynchronous control system |
| CN105243988A (en) * | 2015-10-08 | 2016-01-13 | 西安诺瓦电子科技有限公司 | Embedded LED display controller |
| CN106205464A (en) * | 2015-05-06 | 2016-12-07 | 西安诺瓦电子科技有限公司 | LED lamp panel, scanning card and combinative structure, LED display control system |
| CN112259039A (en) * | 2019-07-02 | 2021-01-22 | 西安诺瓦星云科技股份有限公司 | Asynchronous controller and LED display system |
| CN112397013A (en) * | 2019-07-31 | 2021-02-23 | 西安诺瓦星云科技股份有限公司 | LED display screen, nuclear core plate and display box |
-
2013
- 2013-09-02 CN CN201320542664.1U patent/CN204130141U/en not_active Expired - Lifetime
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105006217A (en) * | 2015-03-25 | 2015-10-28 | 潘红兵 | High-loading-capacity asynchronous control system of LED display screen |
| CN106205464A (en) * | 2015-05-06 | 2016-12-07 | 西安诺瓦电子科技有限公司 | LED lamp panel, scanning card and combinative structure, LED display control system |
| CN106205464B (en) * | 2015-05-06 | 2019-01-29 | 西安诺瓦电子科技有限公司 | LED lamp panel, scanning card and composite structure, LED display control system |
| CN105243988A (en) * | 2015-10-08 | 2016-01-13 | 西安诺瓦电子科技有限公司 | Embedded LED display controller |
| CN105118441A (en) * | 2015-10-14 | 2015-12-02 | 南京大学 | LED display screen control card for asynchronous control system |
| CN112259039A (en) * | 2019-07-02 | 2021-01-22 | 西安诺瓦星云科技股份有限公司 | Asynchronous controller and LED display system |
| CN112259039B (en) * | 2019-07-02 | 2022-03-22 | 西安诺瓦星云科技股份有限公司 | Asynchronous controller and LED display system |
| CN112397013A (en) * | 2019-07-31 | 2021-02-23 | 西安诺瓦星云科技股份有限公司 | LED display screen, nuclear core plate and display box |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204130141U (en) | LED display asynchronous control-card | |
| US20090234998A1 (en) | Connection system | |
| CN107368441A (en) | Configurable and power optimization integrated grid driver and Type C SoC for USB transmissions of electricity | |
| CN102122156B (en) | Novel I/O (Input/Output) bus | |
| CN203406038U (en) | Asynchronous control card and led display screen system | |
| CN103616935B (en) | A kind of embedded computer board | |
| CN101930314A (en) | Touch control system in order to the control contact panel | |
| CN208188815U (en) | BMC module system | |
| CN203573621U (en) | LED lamp panel and LED display screen | |
| CN105118441A (en) | LED display screen control card for asynchronous control system | |
| CN102637453A (en) | Phase change memory including serial input/output interface | |
| CN202026431U (en) | Debugging device and debugging system | |
| CN101515436B (en) | Embedded LED display screen control system | |
| CN107515341A (en) | A kind of test board | |
| CN107506321A (en) | A kind of COMe_nano core boards based on Godson 2H chips | |
| CN207408859U (en) | EMP3288 embedded computer core boards | |
| CN207440581U (en) | A kind of general development boards of FPGA | |
| CN103890743B (en) | The IO power managements of host computer control | |
| CN205486087U (en) | PCI bus interface card based on PCI9052 | |
| CN205263790U (en) | Display control board | |
| CN102610188A (en) | Multi-core LED display screen controller based on SOPC (System On Programmable Chip) | |
| CN201955776U (en) | Novel I/O (input/output) bus | |
| CN206178791U (en) | PCIE bus bridge interface based on FPGA | |
| CN206441144U (en) | A kind of multi-functional display card system | |
| CN206363303U (en) | A kind of CPU module based on VPX structures |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 710075 DEF101, Zero One Square, Xi'an Software Park, No. 72 Zhangbajie Science and Technology Second Road, Xi'an High-tech Zone, Shaanxi Province Patentee after: XI'AN NOVASTAR TECH Co.,Ltd. Address before: 710075 Qinfengge D District 401, Xi'an Software Park, 68 Science and Technology Second Road, Xi'an High-tech Zone, Shaanxi Province Patentee before: Xi'an NovaStar Tech Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| CX01 | Expiry of patent term |
Granted publication date: 20150128 |
|
| CX01 | Expiry of patent term |