CN203260580U - Semiconductor device with a plurality of transistors - Google Patents
Semiconductor device with a plurality of transistors Download PDFInfo
- Publication number
- CN203260580U CN203260580U CN 201220705996 CN201220705996U CN203260580U CN 203260580 U CN203260580 U CN 203260580U CN 201220705996 CN201220705996 CN 201220705996 CN 201220705996 U CN201220705996 U CN 201220705996U CN 203260580 U CN203260580 U CN 203260580U
- Authority
- CN
- China
- Prior art keywords
- esd protection
- doped region
- region
- protection module
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 94
- 229910052751 metal Inorganic materials 0.000 claims abstract description 161
- 239000002184 metal Substances 0.000 claims abstract description 161
- 239000000758 substrate Substances 0.000 claims abstract description 85
- 239000000725 suspension Substances 0.000 claims description 30
- 230000003068 static effect Effects 0.000 claims description 8
- 238000002955 isolation Methods 0.000 claims description 5
- 230000002146 bilateral effect Effects 0.000 claims description 4
- 230000005611 electricity Effects 0.000 claims description 4
- 239000010410 layer Substances 0.000 abstract description 146
- 239000011229 interlayer Substances 0.000 abstract description 32
- 238000000034 method Methods 0.000 abstract description 18
- 230000002829 reductive effect Effects 0.000 abstract description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 33
- 229920005591 polysilicon Polymers 0.000 description 33
- 239000000203 mixture Substances 0.000 description 29
- 239000004020 conductor Substances 0.000 description 24
- 238000010586 diagram Methods 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 12
- 238000005755 formation reaction Methods 0.000 description 9
- 238000002513 implantation Methods 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 8
- 239000000463 material Substances 0.000 description 7
- 230000005669 field effect Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 230000012447 hatching Effects 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 230000036961 partial effect Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000005036 potential barrier Methods 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 101000860173 Myxococcus xanthus C-factor Proteins 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000012163 sequencing technique Methods 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
A semiconductor device having an electrostatic discharge (ESD) protection module is presented. According to the embodiment of the disclosure, the ESD protection module is manufactured between a source metal and a gate metal of a semiconductor device, and the whole ESD protection module has a first portion close to one side of the source metal, a second portion close to one side of the gate metal, and a middle portion located between the first portion and the second portion, and the thickness of the whole ESD protection module is reduced from the middle portion to the first portion and the second portion respectively, so that the whole ESD protection module is in a convex shape. The thickness of the ESD protection module is reduced on the side close to the grid metal and the source metal, so that an interlayer through hole from the metal layer to the substrate of the semiconductor device and to the ESD protection module can be formed in the same process step.
Description
Technical field
Embodiment of the present disclosure relates to semiconductor device, relates in particular to the semiconductor device with electrostatic protection module.
Background technology
The semiconductor device such as mos field effect transistor (MOSFET), junction field effect transistor (JFET) and double-diffused metal oxide semiconductor field-effect transistor (DMOS) are widely used in electronic industry.Usually; in order to prevent that static discharge (ESD) from causing damage to the gate oxide of semiconductor device such as MOSFET, JFET, DMOS; can between the grid of these semiconductor device and source electrode, couple static discharge (ESD) protection module; (for example to be higher than certain value at the voltage that produces because of static discharge (ESD); this value can be set as the breakdown voltage value of the gate oxide that is lower than these semiconductor device) time make this esd protection module conducting, thereby provide path for the energy of ESD discharges.In order to reduce product size and production cost, generally with the esd protection module integration in semiconductor device.
Figure 1A shows a kind of typically with the semiconductor power device longitudinal profile schematic diagram of the integrated semiconductor device 10 of MOSFET11 and esd protection module 12 for example.Figure 1B shows the top plan view corresponding to semiconductor device shown in Figure 1A 10.Figure 1B has illustrated the top plan view (mainly having illustrated the metal level of wafer and the polysilicon layer of ESD module) of the whole wafer of semiconductor device 10, Figure 1A only is the cut-away section schematic diagram of device cell in the whole wafer, and for example the longitudinal profile schematic diagram shown in Figure 1A can be corresponding to the part shown in the AA ' hatching among Figure 1B.
Shown in Figure 1A, this semiconductor device 10 has substrate 13, and this substrate 13 can be divided into effective unit area and fringe region (referring to the signal of Figure 1B).MOSFET11 is formed in effective unit area of Semiconductor substrate 13, has grid region 15, source region 16 and drain region (substrate 13 can be used as the drain region of MOSFET11 near the part of lower surface).The upper surface that MOSFET11 also has close substrate 13 usually is formed at the tagma 14 in the substrate 13.Grid region 15 comprises groove-shaped grid 15
1With gate oxide 15
2Groove-shaped grid 15
1Be positioned at gate groove 15
3In, wherein gate groove 15
3 Passing tagma 104 from the surface longitudinal of substrate 103 extends to the substrate 13.Gate oxide 15
2Be covered with gate groove 15
3Sidewall and bottom surface, with groove-shaped grid 15
1Keep apart with substrate 13 and tagma 14.Grid contact trench 15 can be passed through in grid region 15
TCouple with gate metal 17.With gate groove 15
3Similar, grid contact trench 15
TIn be filled with electric conducting material 15
C, grid contact trench 15
TSidewall and bottom surface be coated with separator 15
D, with electric conducting material 15
CKeep apart with on every side substrate 13 and tagma 14.Grid contact trench 15
TWith gate groove 15
3Be interconnective, for example interconnect by horizontal connection groove (not shown in figure 1).
Below with reference to Figure 1B, the gate metal 17 usually periphery of ring source metal 18 forms, and is positioned at the fringe region top of Semiconductor substrate 13, has gate metal pad portion 17
1With gate metal cabling part 17
2With reference to Figure 1A, interlayer dielectric layer 20 separates metal level (gate metal 17 and source metal 18) and the substrate 13 of MOSFET11 and the polysilicon layer 19 of esd protection module 12 again.Esd protection module 12 generally is covered with whole gate metal pad portion 17
1Below (with reference to Figure 1A and 1B).The grid region that is arranged in effective unit area 15 of MOSFET11 (perhaps, its grid contact trench 15 that is connected to
T) usually can be coupled to gate metal 17 by the interlayer through hole that is filled with electric conducting material.For example, with reference to the signal of Figure 1A, grid region 15 is by its grid contact trench 15 that is connected to
TBy interlayer through hole 22
1Be coupled to gate metal cabling part 17
2Yet, in the semiconductor device 10 of Figure 1A signal, interlayer through hole 22
1Generally only be made in gate metal cabling part 17
2The below.This be because, gate metal pad portion 17
1There is esd protection module 12 (comprising polysilicon layer 19 and thick separator 21, the existence of especially thick separator 21) in the below, so that in gate metal pad portion 17
1The below makes from pad portion 17
1Interlayer through hole to Semiconductor substrate 13 is very difficult, thereby gate metal pad portion 17
1Substantially can not be by similar interlayer through hole 22
1And grid contact trench 15
TSuch structure is coupled to grid region 15.So, gate metal pad portion 17
1Be subject to the impact of esd protection module 12 with being connected between the grid region 15, thereby affected the electric conductivity between grid region 15 and the gate metal 17.
In addition, because the thickness (perpendicular to the size on the bottom surface S direction of substrate 13) of esd protection module 12 (polysilicon layer 19 and thick separator 21) is larger, to esd protection module 12 upper surfaces larger transition shoulder 23 is arranged from the MOSFET11 upper surface.This can affect metal level (for example, gate metal 17 and source metal 18), and (for example, through hole 22 to Semiconductor substrate 13 and to interlayer through hole between the polysilicon layer 19 of esd protection module 12
1, 22
2, 22
3With 22
4) formation.These interlayer through holes generally form in same processing step, for the interlayer through hole 22 that source metal 18 and gate metal 17 is coupled to respectively the polysilicon layer 19 of esd protection module 12
3With 22
4, because its residing height (on the step 23) and the interlayer through hole 22 that source metal 18 and gate metal 17 is coupled to respectively source region 16 and the grid region 15 of MOSFET11
2, 22
1Residing height (step 23 times) has larger difference, thereby can have any problem when making.For example, form these interlayer through holes (22 if do to cover etching by the photoresist behind the composition
1, 22
2, 22
3With 22
4), in the certain situation of the focusing degree of depth (focal depth) during then to the photoresist composition, step 23 larger height can produce larger impact to the photoresist composition that is positioned on the step 23, so that be positioned at the through hole 22 on the step 23
3With 22
4Be difficult to accurately form even can't open, especially requiring through hole 22
3With 22
4The less situation of perforate critical size (critical dimension) under.
The utility model content
For one or more problems of the prior art, embodiment of the present disclosure provides a kind of semiconductor device that includes the esd protection module.
Aspect one of the present utility model, a kind of semiconductor device has been proposed, this semiconductor device can comprise: substrate; Transistor is formed in this substrate, has drain region, grid region and source region; Gate metal couples described grid region; Source metal couples described source region, and has external series gap between the described gate metal; And static discharge (ESD) protection module; be formed at the surface of described substrate; between described gate metal and described source metal; the esd protection layer that comprises the first separator and described the first separator of covering; wherein said the first separator is with described esd protection layer and described transistor isolation; the esd protection module whole has second portion and the mid portion between described first and described second portion near the first of described source metal one side and close described gate metal one side; the thickness of described esd protection module whole reduces to described first and described second portion respectively from described mid portion, makes described esd protection module whole be convex character shape.
According to embodiment of the present utility model; the first separator of esd protection module has near the first thin section of described source metal one side, near second thin of described gate metal one side with connect described first thin and second thin and in the thick middle section between described first thin and the second thin section; the thickness of described thick middle section makes described electrostatic discharge (ESD) protection module whole be convex character shape greater than the thickness of described first thin and the second thin section.
According to embodiment of the present utility model, the esd protection layer of esd protection module comprises the first conduction type doped region and the second conduction type doped region, described the second conduction type and described first conductivity type opposite of alternately arranging.
According to embodiment of the present utility model; the esd protection layer of esd protection module comprises the middle doped region of the first conduction type and begins a plurality of the second conduction type doped regions and the first conduction type doped region of alternately arranging to the bilateral symmetry of this centre doped region by this centre doped region, wherein said in the middle of doped region be positioned at the middle part of the mid portion of this esd protection module.
According to embodiment of the present utility model, the knot that forms between each first conduction type doped region and the second conduction type doped region in the esd protection module is positioned at the mid portion of this esd protection module.
According to embodiment of the present utility model, the esd protection layer of esd protection module further comprises: the first suspension doped region, be positioned at the edge of close described source metal one side of described first, and this first suspension doped region electricity suspends; With the second suspension doped region, be positioned at the edge of close described gate metal one side of described second portion, this second suspension doped region electricity suspends.
According to embodiment of the present utility model, described source metal couples described esd protection layer by the first through hole that is positioned at described first top, and described gate metal couples described esd protection layer by the second through hole that is positioned at described second portion top.
According to embodiment of the present utility model, described gate metal has pad portion and cabling part, and described the first separator and described esd protection layer consist of closed hoop around described pad portion.
According to embodiment of the present utility model, described gate metal has pad portion and cabling part; Described grid region is the grooved grid region, and described grooved grid region is passed through the zone that is positioned at described esd protection module below in the described substrate and arrived described pad portion below; And described semiconductor device further is included in the grooved grid connecting portion that the zone of the described pad portion of being arranged in of substrate below forms, and is connected with described grooved grid region, for described grooved grid region is coupled to described pad portion.
, be conducive to metal level and form in same processing step to the substrate of semiconductor device and to the interlayer through hole between the esd protection module near gate metal and source metal side depression of order according to the thickness of the esd protection module of each embodiment of the utility model.
Description of drawings
Below accompanying drawing help to understand better next description to the different embodiment of the disclosure.These accompanying drawings are not feature, size and the scale according to reality, but schematically show the principal character of some execution modes of the disclosure.These drawings and embodiments provide embodiment more of the present disclosure in the mode of non-limiting, non exhaustive property.For simplicity's sake, identical or similar assembly or structure adopt same or analogous Reference numeral signal in the different accompanying drawings.
Figure 1A shows a kind of typically with the longitudinal profile schematic diagram of the semiconductor device 10 of semiconductor power device and esd protection module integration;
Figure 1B shows the top plan view corresponding to semiconductor device shown in Figure 1A 10;
Fig. 2 shows the longitudinal profile schematic diagram according to the semiconductor device 100 of an embodiment of the disclosure;
Fig. 3 shows the plane schematic top plan view corresponding to semiconductor device shown in Fig. 2 100 according to an embodiment of the disclosure;
Fig. 4 shows according to the plane of the esd protection layer 110 of an embodiment of the disclosure schematic diagram of arranging;
Fig. 5 shows the partial 3-D perspective view according to the semiconductor device 100 of an embodiment of the disclosure;
Fig. 6 A-6H shows the method middle part longitudinal profile schematic diagram stage by stage according to the manufacturing semiconductor device 100 of an embodiment of the disclosure.
Embodiment
Describe below with reference to accompanying drawings embodiment more of the present disclosure in detail.But should be appreciated that these descriptions are exemplary, do not really want to limit the scope of the present disclosure.In addition, omitted in the following description the description to known configurations and technology, to avoid the unnecessary concept of the present disclosure of obscuring.
In ensuing explanation, some concrete details, for example the design parameter of the particular circuit configurations among the embodiment, device architecture, processing step and these circuit, device and technique all is used for providing better understanding to embodiment of the present disclosure.Even those skilled in the art be appreciated that lack some details or with the situation of the combinations such as additive method, element, material under, embodiment of the present disclosure also can be implemented.
In specification of the present disclosure and claims, if adopted such as " left and right, inside and outside, forward and backward, upper and lower, top, on, the end, under " etc. the word of a class, all just for convenience of description, the inevitable or permanent relative position that does not represent assembly/structure.It should be appreciated by those skilled in the art that this class word can exchange in suitable situation, for example, so that embodiment of the present disclosure can still can operate being different under the direction that this specification describes.In context of the present disclosure, with one deck/element be called be positioned at another layer/element " on " time, this layer/element can be located immediately on this another layer/element, perhaps can have intermediate layer/element between them.In addition, " couple " word mean with direct or indirectly electric or non-electric mode connect." one/this/that " also is not used in and refers in particular to odd number, and may contain plural form." ... interior " may contain " ... interior/on ".In specification of the present disclosure, refer in particular in same embodiment if adopted terms such as " according to an embodiment of the present disclosure ", " in one embodiment " and be not used in, also may be among the same embodiment certainly.If adopted terms such as " in a further embodiment ", " according to different embodiment of the present disclosure ", " embodiment other according to the disclosure ", also and be not used in and refer in particular to the feature of mentioning and to be included among the specific different embodiment.It should be appreciated by those skilled in the art that disclosed each specific features, structure or parameter, step etc. can make up in any suitable manner in one or more embodiment of present disclosure specification.Unless otherwise indicated, "or" can contain " and/or " the meaning.If the embodiment of " transistor " can comprise " field-effect transistor " or " bipolar junction transistor ", then " grid/grid region ", " source electrode/source region ", " drain electrode/drain region " can comprise respectively " base stage/base ", " emitter/emitter region ", " collector electrode/collector region ", and vice versa.Those skilled in the art should understand that above explanation to each word only provides some exemplary usages, and be not used in these words of restriction.
In this manual, use "+" and "-" to describe the relative concentration of doped region, but this is not limited to the concentration range of doped region, also doped region is not carried out otherwise restriction.For example, hereinafter be described as N
+Or N
-Doped region, can also be called the N-type doped region, be described as P
+Or the doped region of P-, can also be called P type doped region.
Fig. 2 shows the longitudinal profile schematic diagram according to the semiconductor device 100 of an embodiment of the disclosure.Fig. 3 shows the plane schematic top plan view corresponding to semiconductor device shown in Fig. 2 100 according to an embodiment of the disclosure.Need to prove, Fig. 3 has illustrated the top plan view (mainly having illustrated the metal level of wafer and the polysilicon layer of ESD module) of the whole wafer of semiconductor device 100, Fig. 2 only is the cut-away section schematic diagram of device cell in the whole wafer, for example can think that longitudinal profile schematic diagram among Fig. 2 is corresponding to the part shown in the AA ' hatching among Fig. 3.Below in conjunction with Fig. 2 and Fig. 3 the semiconductor device 100 according to disclosure embodiment is described.
According to an embodiment of the present disclosure, semiconductor device 100 comprises that transistor 101 (for example, being illustrated as MOSFET101 among Fig. 2) and static discharge (ESD) protection module 102 (for example, are illustrated as by N among Fig. 2
+PN
+PN
+A plurality of diodes that the doped region of arranging consists of).In the exemplary embodiment such as Fig. 2, this semiconductor device 100 has substrate 103, and this substrate 103 has the first conduction type (for example, being illustrated as N-type among Fig. 2), and may comprise having than heavy dopant concentration and (for example, be illustrated as N among Fig. 2
+Doping) base part 103
1(for example, be illustrated as N among Fig. 2 with having than light dope concentration
-Doping) epitaxial loayer part 103
2Yet the disclosure is not limited to this.Substrate 103 can comprise the semi-conducting materials such as silicon (Si), the compound semiconductor materials such as germanium silicon (SiGe), the perhaps other forms of substrate such as silicon-on-insulator (SOI).
According to an embodiment of the present disclosure, substrate 103 can be divided into effective unit area and fringe region (referring to the signal of Fig. 2, Fig. 3).Yet the disclosure is not limited to this.Transistor 101 (for example MOSFET101) is formed in the substrate 103, is positioned at described effective unit area, and esd protection module 102 is formed on the upper surface S1 of substrate 103, is positioned at described fringe region top.Here it should be noted that among Fig. 2, Fig. 3 that the division for effective unit area and fringe region only is schematically, do not represent their boundaries that really cuts edge.
According to an embodiment of the present disclosure, transistor 101 (being illustrated as MOSFET among Fig. 2) can comprise drain region (103), grid region 105 and source region 106.In the exemplary embodiment shown in Fig. 2, transistor 101 is configured to the vertical-type transistor, the base part 103 of substrate 103
1Can be used as the drain region of transistor 101 (for example MOSFET), source region 106 and grid region 105 laterally are adjacent to be formed at the both sides in grid region 105, have described the first conduction type, and have relatively heavier doping content and (for example, be illustrated as N among Fig. 2
+Mix).
According to an embodiment of the present disclosure, transistor 101 (for example MOSFET) can further include the tagma 104 that is formed in the substrate 103, has the second conduction type (for example: be illustrated as the P type among Fig. 2) with described the first conductivity type opposite.Those of ordinary skill in the art is to be understood that tagma 104 can be by in substrate 103 (the epitaxial loayer part 103 of substrate 103
2) in inject the ion with described second conduction type and form, tagma 104 has relatively light doping content usually.
In the exemplary embodiment shown in Fig. 2, grid region 105 can be the grooved grid region, can be included in gate groove 105
3The grid conductor layer 105 of middle formation
1With gate dielectric layer 105
2, described gate dielectric layer is covered with gate groove 105
3Sidewall and bottom surface, with grid conductor layer 105
1Keep apart with substrate 103 and tagma 104.In the example of disclosure Fig. 2, grooved grid region 105 vertical upper surface S1 from substrate 103 pass tagma 104 and extend to epitaxial loayer 103
2In.Vertically can think on the direction perpendicular to the upper surface S1 of substrate 103.
Comprise further that according to the semiconductor device 100 of the disclosure embodiment gate metal 107 that couples described grid region 105 and the source metal 108 that couples described source region 106 are respectively as gate electrode and the source electrode of semiconductor device 100.In the embodiment of Fig. 2 and Fig. 3 signal, source metal 108 is positioned at the top, effective unit area of described substrate 103, and gate metal 107 is positioned at the fringe region top of described substrate 103.Have external series gap between source metal 108 and the gate metal 107, wherein gate metal 107 has pad portion 107
1With cabling part 107
2(referring to the plan view from above of Fig. 3 signal).In the exemplary embodiment of Fig. 2 signal, gate metal 107 forms around this source metal 108, and source metal 108 is surrounded.In a further embodiment, gate metal 107 might not surround source metal 108 fully.In the embodiment of Fig. 3 signal, source metal 108 has relatively large area, in order to process drain-source current ability (during transistor 101 conducting) and good thermal diffusivity for semiconductor device 100 provides good source electrode.
According to an exemplary embodiment of the present disclosure; static discharge (ESD) protection module 102 is formed at the upper surface S1 top corresponding to fringe region of described substrate 103; between described gate metal 107 and source metal 108 (referring to the longitudinal sectional drawing of Fig. 2 signal); for example; on the plane parallel with the upper surface S1 of substrate 103 (on the direction), esd protection module 102 is around described pad portion 107
1Form, be closed hoop (referring to the plan view from above of Fig. 3 signal).
According to an exemplary embodiment of the present disclosure, esd protection module 102 can comprise the first separator 109 and cover the esd protection layer 110 of this first separator 109.The first separator 109 separates described esd protection layer 110 with substrate 103, thereby with esd protection layer 110 and transistor 101 isolation.Continuation is with reference to the signal of Fig. 2, and esd protection module 102 integral body (the first separator 109 and esd protection layer 110 integral body) have the first 102 near described source metal 108 1 sides
1(for example, be illustrated as the pad portion 107 of close gate metal 107 among Fig. 2 and Fig. 3 with close described gate metal 107 1 sides
1One side) second portion 102
2And be positioned at described first 102
1With described second portion 102
2Between mid portion 102
3, the thickness of esd protection module 102 integral body is from described mid portion 102
3Respectively to described first 102
1With described second portion 102
2Reduce, make described esd protection module 102 integral body be convex character shape (observing from the longitudinal cross-section of esd protection module 102).The mid portion 102 of esd protection module 102 integral body
3Thickness greater than its first 102
1With second portion 102
2Thickness, thereby from described mid portion 102
3Left side edge is to described first 102
1Has downward step 31 (first step), from described mid portion 102
3Right side edge is to described second portion 102
2Also have downward step 32 (second step), the rank height of step 31 (first step) and step 32 (second step) in fact about equally.Among the embodiment shown in Figure 2, the thickness of esd protection module 102 integral body is in the first 102 near described source metal 108 1 sides
1With close described pad portion 107
1The second portion 102 of one side
2All reduce/attenuation (that is, to the thickness of esd protection module 102 integral body near source metal 108 1 sides with near pad portion 107
1One side has been carried out depression of order); thereby transistor 101 upper surface S1 are highly reduced to the transition shoulder 33 of esd protection module 102 upper surface S2 (the low step-like curved surface in high both sides in the middle of being), dwindled transistor 101 upper surface S1 to the longitudinal gap between the esd protection module 102 upper surface S2.(for example, through hole 112 to substrate 103 (or transistor 101) and to interlayer through hole between the esd protection layer 110 of esd protection module 102 to be conducive to like this metal level (for example, gate metal 107 and source metal 108)
1, 112
2, 112
3With 112
4) formation in same processing step.For example, can couple source metal 108 to the interlayer through hole 112 of esd protection layer 110 with being used for
3Be made in the first 102 of esd protection module 102
1The top will be used to the pad portion 107 that couples gate metal 107
1Interlayer through hole 112 to esd protection layer 110
4Be made in the second portion 102 of esd protection module 102
2The top.The interlayer through hole 112 like this
3With 112
4Residing height (on the step 33) and the interlayer through hole 112 that source metal 108 and gate metal 107 is coupled to respectively source region 106 and the grid region 105 of transistor 101
1, 112
2Residing height (step 33 times) difference reduce (because of to esd protection module 102 integral thickness by mid portion 102
3To first 102
1With second portion 102
2Depression of order the height of step 33 has been reduced), thereby make interlayer through hole 112
3With 112
4Through hole 112 between easier employing and making layer
1With 112
2The same process step make.For example, form these interlayer through holes (22 if do to cover etching by the mask layer behind the composition (for example photoresist layer)
1, 22
2, 22
3With 22
4), then because the height of step 33 reduces, the impact of the focusing degree of depth when it is on the mask layer composition so (focal depth) reduces, so that be positioned at the through hole 112 on the step 33
3With 112
4Can form according to the size that designs more accurately.Therefore, to esd protection module 102 integral thickness by mid portion 102
3To first 102
1With second portion 102
2Depression of order, reduced because the impact of step 33 larger height makes the through hole 112 that is made on the step 33
3With 112
4The possibility that can not open fully, and make through hole 112
3With 112
4The easier quilt of size accurately control.
According to an exemplary embodiment of the present disclosure, described the first separator 109 has close described source metal 108 1 sides and (namely is positioned at described first 102
1) first thin 109
1, (for example, be illustrated as pad portion 107 near gate metal 107 among Fig. 2 and Fig. 3 near described gate metal 107 1 sides
1One side namely is positioned at described second portion 102
2) second thin 109
2Be connected described first thin 109
1With second thin 109
2And be positioned at described first thin 109
1With second thin 109
2Between thick middle section 109
3, described thick middle section 109
3Thickness greater than described first thin 109
1With second thin 109
2Thickness, thereby make described electrostatic discharge (ESD) protection module 102 integral body be convex character shape.
According to an exemplary embodiment of the present disclosure, esd protection layer 110 comprises polysilicon layer, and its thickness is being positioned at described first 102
1, second portion 102
2With mid portion 102
3Locate roughly the samely, have the first conduction type doped region 110 of alternately arranging
1(be illustrated as N among Fig. 2, Fig. 3
+Doped region) and the second conduction type doped region 110
2(being illustrated as the P doped region among Fig. 2, Fig. 3), thus the PN diode of a plurality of coupled in series formed.According to different embodiment of the present disclosure, esd protection layer 110 also can comprise and device fabrication compatible other semiconductor material layer mutually.Therefore, here " polysilicon " means semi-conducting material and the composition thereof of having contained other the similar silicon beyond silicon and the silica removal.
According to an exemplary embodiment of the present disclosure, the first conduction type doped region 110 of alternately arranging in the esd protection layer 110
1With the second conduction type doped region 110
2The middle doped region 110 that comprises the first conduction type
1(be illustrated as N among Fig. 2, Fig. 3
+The type doped region) with by this centre doped region 110
1Beginning is to this centre doped region 110
1Bilateral symmetry a plurality of second conduction type doped regions 110 of alternately arranging
2With the first conduction type doped region 110
1(be illustrated as from 110 among Fig. 2, Fig. 3
1A plurality of P doped regions 110 that beginning is alternately arranged to bilateral symmetry
2And N
+Doped region 110
1), wherein said middle doped region 110
1Be positioned at esd protection module 102 mid portions 102
3The middle part.Observe on the plane parallel with the upper surface S1 of substrate 103, esd protection layer 110 and the first separator 109 that covers thereof can be thought roughly around described pad portion 107
1Form, be closed hoop, the first conduction type doped region 110 of alternately arranging
1With the second conduction type doped region 110
2Also be separately closed hoop (referring to the plan view from above of Fig. 3 signal, wherein the first separator 109 is not shown).For the ease of understanding, Fig. 4 shows the plane of esd protection layer 110 on the plane parallel with the S1 schematic diagram of arranging.Although among Fig. 4 esd protection layer 110 is illustrated as round and smooth rectangular-shaped; yet will be understood by those skilled in the art that; in other embodiments; esd protection layer 110 might not be the rectangle pie; and can be any other close-shaped " ring "; such as annulus, elliptical ring, have the polygon ring at round and smooth angle, Qu Bianhuan etc.Therefore, " ring-type " is descriptive, do not express or hints that esd protection layer 110 necessarily has toroidal.
According to an exemplary embodiment of the present disclosure, still with reference to figure 2, each first conduction type doped region 110 of esd protection layer 110
1With the second conduction type doped region 110
2Between the knot (PN junction) that forms be positioned at described mid portion 102
3According to practical situations, esd protection layer 110 is in described first 102
1With second portion 102
2The place can only have the doped region of a type (the first conduction type or second conduction type), in order to do not form PN junction.Certainly, the disclosure is not limited to this, and esd protection layer 110 is in described first 102
1With second portion 102
2The place also can the first conduction type and the doped region of the second conduction type all have.But in some application scenario, wish in the esd protection layer 110 in described first 102
1With second portion 102
2The PN junction at place is tried one's best less or is not had.After esd protection module 102 is coupled electromotive force, namely by the first conduction type doped region 110 in the esd protection layer 110
1With the second conduction type doped region 110
2After the PN diode the two poles of the earth that consist of are coupled electromotive force, each first conduction type doped region 110
1With the second conduction type doped region 110
2Between the PN junction place electric field strength that forms relatively large.The first separator 109 is positioned at mid portion 102 in the esd protection module
3 Thick middle section 109
3Thickness relatively large, thereby with respect to first thin 109
1With second thin 109
2Has better withstand voltage and isolation performance.Therefore, can select to make each first conduction type doped region 110
1With the second conduction type doped region 110
2Between most PN junctions of forming be positioned at the thick middle section 109 of the first separator 109
3The top (namely roughly is positioned at the described mid portion 102 of esd protection module 102 integral body
3).
According to an exemplary embodiment of the present disclosure, esd protection layer 110 can further include the first suspension doped region 110
3With the second suspension doped region 110
4This first suspension doped region 110
3Be positioned at described first 102
1The edge of close described source metal 108 1 sides, this second suspension doped region 110
4Be positioned at described second portion 102
2Close described pad portion 107
1The edge of one side (with reference to the signal of figure 2).Observe this first suspension doped region 110 on the plane parallel with the upper surface S1 of substrate 103
3Be formed at the outer shroud of esd protection layer 110, namely be positioned at described the first conduction type doped region 110 of alternately arranging
1With the second conduction type doped region 110
2Periphery (referring to the plan view from above of Fig. 3 and Fig. 4 signal); This second suspension doped region 110
4Be formed at the innermost ring of esd protection layer 110, namely be positioned at described the first conduction type doped region 110 of alternately arranging
1With the second conduction type doped region 110
2In enclose (referring to the plan view from above of Fig. 3 and Fig. 4 signal).This first suspension doped region 110
3With the second suspension doped region 110
4(for example: this suspension doped region 110 do not have a mind to couple any electromotive force
3With 110
4Source electrode, gate electrode and the drain electrode etc. with transistor 101 do not couple), namely it has the suspension electromotive force, is in electric suspended state.This first suspension doped region 110
3With the second suspension doped region 110
4Be used in electrostatic discharge (ESD) protection module 102, enclosing and the peripheral protection potential barrier that forms; thereby help to intercept the charge carrier that derives from esd protection module 102 outsides and enter this esd protection module 102; infringement to protect this esd protection module 102 not invaded by outside charge carrier improves its performance.In one embodiment, such as Fig. 2 and shown in Figure 4, described the first suspension doped region 110
3With the second suspension doped region 110
4Can have described the second conduction type (for example being illustrated as the P type), and have relatively light doping content and (for example can have the doped region 110 with described the second conduction type
2Identical doping content also can be than doped region 110
2Doping content less, be illustrated as P among Fig. 2 and Fig. 4
-Doped region), the P that suspends like this
- Doped region 110
3With 110
4For esd protection module 102 provides the protection potential barrier.
According to an exemplary embodiment of the present disclosure, still with reference to figure 2, the pad portion 107 of described gate metal 107
1Can pass through interlayer through hole 112
4Couple the first conduction type doped region 110 of described esd protection layer 110 innermost ring
1(that is: described a plurality of the second conduction type doped region 110
2With the first conduction type doped region 110
1The described pad portion 107 of middle distance
1The first nearest conduction type doped region 110
1), described source metal 108 can pass through interlayer through hole 112
3Couple the first conduction type doped region 110 of outer shroud in the described esd protection layer 110
1(that is: described a plurality of the second conduction type doped region 110
2With the first conduction type doped region 110
1The described pad portion 107 of middle distance
1The first conduction type doped region 110 farthest
1).Esd protection module 102 is coupled between the gate metal 107 (or grid region 105) and source metal 108 (or source region 106) of transistor (for example MOSFET) 101 like this, because esd protection module 102 comprises that the PN diode of a plurality of coupled in series that are formed in the esd protection layer 110 is (by the doped region 110 of alternately arranging
1With 110
2Form); thereby can be when the voltage that produces because of static discharge (ESD) be higher than the esd protection threshold value; make the PN diode current flow (being 102 conductings of esd protection module) of these a plurality of coupled in series, thus the gate dielectric layer 105 of protective transistor (for example MOSFET) 101
2Be without prejudice.According to an exemplary embodiment of the present disclosure, described esd protection threshold value can be set as the gate dielectric layer 105 that is lower than transistor (for example MOSFET) 101
2Breakdown voltage value.According to embodiment of the present disclosure, can be by changing a plurality of first conduction type doped regions 109 of alternately arranging in the esd protection layer 110
1With the second conduction type doped region 109
2Number described esd protection threshold value is arranged.Therefore, " a plurality of " here and being not used in refer in particular to more than one, but can comprise one.
According to an exemplary embodiment of the present disclosure, the doped region 110 of described the first conduction type
1Can have relatively heavier doping content and (for example be illustrated as N among Fig. 2, Fig. 4
+Doping), can reduce like this series resistance (namely being formed at the series resistance of the PN diode of a plurality of coupled in series in the esd protection layer 110) of esd protection module 102.
According to an exemplary embodiment of the present disclosure; semiconductor device 100 can further include interlayer dielectric layer (ILD) 111; be positioned between metal level (for example source metal 108 and gate metal 107) and substrate 103 and the esd protection module 102; cover esd protection layer 110 and Semiconductor substrate 103, be used for preventing short circuit between source metal 108 and the grid region 105 and the short circuit between gate metal 107 and the source region 106.According to an embodiment of the present disclosure, the first conduction type doped region 110 of outer shroud in the esd protection layer 110
1Can be by being formed at the first through hole 112 in the interlayer dielectric layer 111
3Couple described source metal 108, this first through hole 112
3Be positioned at the first 102 of esd protection module 102
1The top; The first conduction type doped region 110 of innermost ring in the esd protection layer 110
1Can be by being formed at the second through hole 112 in the interlayer dielectric layer 111
4Couple described pad portion 107
1, this second through hole 112
4Be positioned at the second portion 102 of esd protection module 102
2The top.Similarly, the grid region 105 of transistor 101 can be by being formed at the third through-hole 112 in the interlayer dielectric layer 111
1Be coupled to gate metal 107, source region 106 can be by being formed at the fourth hole 112 in the interlayer dielectric layer 111
2Be coupled to source metal 108.Will be understood by those skilled in the art that, here the first mentioned through hole 112
3, the second through hole 112
4, third through-hole 112
1With fourth hole 112
2And be not used in to refer in particular to and only have " one ", but can contain the meaning of " a plurality of ".Here mentioned " first ", " second ", " the 3rd ", " the 4th " also only represent the differentiation to different through holes, and are not used in the expression sequencing, also are not used as other restrictions.
According to an exemplary embodiment of the present disclosure, referring to Fig. 3, the pad portion 107 of gate metal 107
1Dent in the source metal 108, by source metal 108 ring bags, in gate metal pad portion 107
1With gate metal cabling part 107
2Between form gate metal neck 107
3, will be by the pad portion 107 of source metal 108 ring bags
1With gate metal cabling part 107
2Be connected.Correspondingly, 108 of source metals have source metal and refer to 108
1, extend to gate metal neck 107
3Both sides near, with ring bag gate metal pad portion 107
1Source metal refers to 108 like this
1Part also can be coupled to the first conduction type doped region 109 of outermost in the described esd protection layer 110
1But increased the contact area between source metal 108 and the esd protection layer 110; thereby help further to reduce the series resistance of esd protection module 102 and the metal/semiconductor contact resistance between esd protection module 102 and the source metal 108, improve the current balance of esd protection module 102.
According to above each exemplary embodiment, esd protection module 102 roughly is positioned at the pad portion 107 of gate metal 107
1And between the source metal 108 (can crossover between the neighboring edge of the neighboring edge of esd protection module 102 and gate metal 107 and esd protection module 102 and source metal 108, thus through hole that can be by being positioned at crossover area is such as 112
3, 112
4And electric coupling is together each other), around pad portion 107
1Roughly be closed hoop, thereby in pad portion 107
1The below can make pad portion 107
1Interlayer through hole to substrate 103 (is illustrated as through hole 112 among Fig. 2
1) be used for the grid region 105 of transistor 101 is coupled to pad portion 107
1Like this, the grid region 105 of transistor 101 not only can be coupled to by the interlayer through hole cabling part 107 of gate metal
2, can also be coupled to by the interlayer through hole pad portion 107 of gate metal
1Thereby, provide between grid region 105 and the gate metal 107 better to electrically contact, improved the current handling capability in the grid region 105 of transistor 101.
According to an embodiment of the present disclosure, the grid region 105 of transistor 101 can couple by grooved grid connecting portion 205 and described gate metal 107.Similar with grooved grid region 105, grooved grid connecting portion 205 can be included in and connect groove 205
3The conductor layer 205 of middle formation
1With dielectric layer 205
2, dielectric layer 205
2Be covered with and connect groove 205
3Sidewall and bottom surface, with conductor layer 205
1Keep apart with on every side substrate 103 and tagma 104.Grooved grid connecting portion 205 interconnects in substrate 103 with grooved grid region 105, and grooved grid connecting portion 205 is generally wide than grooved grid region 105, to be easy to by the interlayer through hole (through hole 112 of for example, illustrating among Fig. 2
1) contact with gate metal 107.Connect groove 205
3The conductor layer 205 of middle filling
1Can with gate groove 105
3The grid conductor layer 105 of middle filling
1Material is identical, for example is the polysilicon of doping, also can for grid conductor layer 105
1The material of other different conductors.Connect groove 205
3The dielectric layer 205 of middle filling
2Can with gate groove 105
3The gate dielectric layer 105 of middle filling
2Material is identical, for example is Si oxide, also can be gate dielectric layer 105
2Different dielectric materials.Will be understood by those skilled in the art that, expression for relevant grid structures such as grid region 105 and grid connecting portions 205 among Fig. 2 all is schematic, the corresponding relation of the section of Fig. 1 and Fig. 2 peace face also is schematically, and is not used in the utility model is carried out accurately concrete restriction.In fact, the structure of grooved grid region 105 and grooved grid connecting portion 205 and arrangement mode and the interconnected relationship between them are not limited to shown in Figure 2 and above described based on Fig. 2.For example, Fig. 5 has illustrated the partial 3-D perspective view according to the semiconductor device 100 of an embodiment of the disclosure.Can think that three-dimensional perspective that Fig. 5 illustrates corresponding to the part in the dotted line frame 51 among Fig. 3, roughly observes from the direction shown in the arrow 52.As shown in Figure 5, grooved grid region 105 can be passed through the zone that is positioned at esd protection module 102 belows in the substrate 103 and arrive described pad portion 107
1The below; In the described pad portion 107 of being positioned at of substrate 103
1Form grooved grid connecting portion 205 in the zone of below and (can think that grooved grid connecting portion 205 is that the size in grooved grid region 105 is in pad portion 107
1Formations that broadens in the zone of below, " width " can be thought the size on the Z direction in rectangular coordinate system XYZ, and the upper surface S1 of substrate 103 is parallel to the XZ plane), is connected with described grooved grid region 105, for interlayer through hole 112 is passed through in described grooved grid region 105
1Be coupled to described pad portion 107
1In the embodiment shown in fig. 5, also can there be grid region 105 to form in the substrate zone of esd protection module 102 belows, thereby have more effectively utilized chip area, pad portion 107
1The below also can make grid region 105 is coupled to pad portion 107
1Grooved grid connecting portion 205, thereby improved the electrical contact performance of grid region 105 and gate metal 107.
More than based on Fig. 2 to Fig. 5 the semiconductor device 100 according to each embodiment of the disclosure is illustrated, although in the above description, semiconductor device 100 exemplarily comprises vertical-type trench gate mosfet 101, and is integrated with esd protection module 102.Yet above-mentioned exemplary illustration and being not used in to each embodiment of the disclosure limits the disclosure; according to variant embodiment of the present disclosure and execution mode; semiconductor spare 100 also may comprise the semiconductor transistor 101 of other type, replaces MOSFET101 and described esd protection module 102 among aforementioned each embodiment integrated such as double-diffused metal oxide semiconductor field-effect transistor (DMOS), bipolar junction transistor (BJT) etc.And semiconductor transistor 101 not only is confined to vertical-type trench-gate transistors described above, also can be lateral transistor and planar gate transistor.
The beneficial effect of semiconductor device according to each embodiment of the disclosure and distortion execution mode thereof should not be considered to only be confined in the above description to each embodiment mentioned.According to each embodiment of the disclosure mention and other NM beneficial effect can be better understood by the accompanying drawing of reading detailed description of the present disclosure and studying each embodiment.
Fig. 6 A-6H shows the method middle part longitudinal profile schematic diagram stage by stage that has the semiconductor device 100 of esd protection module according to the manufacturing of an embodiment of the disclosure.
At first, as shown in Figure 6A, provide have the first conduction type Semiconductor substrate 103 of (for example: be illustrated as N-type among Fig. 6 A).According to an exemplary embodiment of the present disclosure, this Semiconductor substrate 103 may comprise that doping content is heavier and (for example be illustrated as N among Fig. 6 A
+Doping) base part 103
1Relatively gently (for example be illustrated as N among Fig. 6 A with doping content
-Doping) epitaxial loayer part 103
2This Semiconductor substrate 103 can be divided into effective unit area and fringe region (referring to the signal of Fig. 3).Need to prove, can think that the section of illustrating among Fig. 6 A to Fig. 6 I changes corresponding to the part stage condition along hatching cross section that AA ' cuts among Fig. 3.
Next, shown in Fig. 6 B, in effective unit area of Semiconductor substrate 103, form the grid region 105 of transistor 101.According to an exemplary embodiment of the present disclosure, described grid region 105 comprises grid conductor layer 105
1With gate dielectric layer 105
2The step that forms this grid region 105 can comprise: form mask layers 601 in Semiconductor substrate 103, and take the pattern in the grid region 105 that needs form as with reference to mask layer 601 compositions, expose the part for the manufacture of grid region 105 of substrate 103; Shelter with the mask layer 601 behind the composition, substrate 103 compositions (for example by etched substrate 103) are effectively being formed gate groove 105 in the unit area
3At gate groove 105
3The bottom and sidewall on form to cover the gate dielectric layer 105 of its bottom and sidewall
2And employing grid conductor layer 105
1Filling is covered with dielectric layer 105
2 Gate groove 105
3, then remove mask layer 601 and carry out planarization (for example by chemical-mechanical planarization Chemical Mechanical Planning).According to an exemplary embodiment of the present disclosure, described gate dielectric layer 105
2Can comprise for example Si oxide, form by thermal oxide growth.According to other embodiment of the present disclosure, gate dielectric layer 105
2Can comprise other dielectric material, can form by the mode that for example deposit is eat-back.According to an exemplary embodiment of the present disclosure, described grid conductor layer 105
1The polysilicon that can comprise doping.According to other embodiment of the present disclosure, grid conductor layer 105
1Also can comprise other electric conducting materials.According to an embodiment of the present disclosure, when forming groove-shaped grid region 105, can in the fringe region of Semiconductor substrate 103, form groove-shaped grid connecting portion 205.Making grooved grid connecting portion 205 can share mask layers 601 with making grid region 105, increases the pattern of the grooved grid connecting portion 205 that need form when only needing mask layer 601 composition.Then with the mask layer 601 behind the composition for sheltering, in the fringe region of substrate 103 (for example by etched substrate 103), form and connect groove 205
3(with the gate groove 105 in effective unit area
3Form simultaneously).Next at groove 205
3In filled media layer 205 successively
2With conductor layer 205
1, wherein dielectric layer 205
2Be covered with described connection groove 205
3Bottom and sidewall.According to embodiment of the present disclosure, dielectric layer 205
2With conductor layer 205
1The formation step can with gate dielectric layer 105
2With grid conductor layer 105
1The formation step identical.In the example of Fig. 6 B, grooved grid connecting portion 205 except Width grooved grid region 105 is wide, dispose identical with the configuration in grooved grid region 105, thereby they can form in identical processing step, have simplified technique.
Next step, shown in Fig. 6 C, in Semiconductor substrate 103, carry out the tagma Implantation of the second conduction type (for example, P type), to form tagma 104 (being illustrated as P type doped region among Fig. 6 C), described the second conduction type and described the first conductivity type opposite.Will be understood by those skilled in the art that the tagma Implantation shown in Fig. 6 C is to grid conductor layer 105
1Impact very little, can ignore.Alternatively, can before the step of the formation grid region 105 shown in Fig. 6 B and grid connecting portion 205, carry out the tagma Implantation step shown in Fig. 6 C.It should be appreciated by those skilled in the art, behind the Implantation of tagma, can carry out ion propulsion and spread to form tagma 104, also can in subsequent step, advance diffusion to the ion unification of injecting, to save processing step.Those skilled in the art be also to be understood that in the process of carrying out the processing steps such as Implantation, ion diffusion, grid conductor layer 105
1And conductor layer 205
1Usually can be oxidized and form thin oxide layer with grid conductor layer 105 on its surface
1With conductor layer 205
1Be closed in groove 105
3With 205
3In (such as Fig. 6 C signal).In fact, the surface of Semiconductor substrate 103 usually also can be oxidized and grow thin oxide layer 602.
Then; shown in Fig. 6 D; form the first separator 109 in described Semiconductor substrate 103, and adopt another mask layer (not shown among Fig. 6 D) to shelter the first separator 109 is carried out composition, thereby at the mid portion 102 of the fringe region of needs manufacturing esd protection module 102
3The thick middle section 109 of the first separator 109 behind the formation composition
3This thick middle section 109
3Have relatively large thickness, can be configured for the part of the thin oxide layer 602 that is positioned at its both sides first separator 109 through composition of esd protection module 102 with transistor 101 isolation.For example, thick middle section 109
3The thin oxide layer 602 in left side can be as first thin 109 of the first separator 109 of composition
1, the thin oxide layer 602 on its right side can be as second thin 109 of the first separator 109 of composition
2Certainly the disclosure is not limited to this, can also form described first thin 109 by thermal oxidation or deposit separately according to practical application request
1With second thin 109
2The first separator 109 of composition becomes closed hoop on the plane that is parallel to substrate 103 upper surfaces.
Then, shown in Fig. 6 E, deposit ESD polysilicon layer 110 on substrate 103 and the first separator 109 has the ESD Implantation of described the second conduction type afterwards in ESD polysilicon layer 110, form the ESD ion doped region 110 of the second conduction type
2
Next, shown in Fig. 6 F, adopt ESD mask layer (not shown) that the polysilicon layer 110 that has the second conduction type and mix is carried out composition, make polycrystal layer 110 behind the composition cover the first separator of described composition.For example; specifically can adopt this ESD mask layer to shelter the part that is used to form ESD module 102 of polysilicon layer 110 (namely being positioned at the part of the first separator 109 tops of composition); and with all the other not masked portion etch away; then remove the ESD mask layer; thereby above the fringe region of substrate 103, form the blank (the first separator 109 and polysilicon layer 110 after comprising composition) of esd protection module 102, make its surface at substrate 103 be closed circular (can illustrate with reference to figure 3 and Fig. 4).Because the thick middle section 109 of the first separator 109
3Thickness greater than first thin 109 of its both sides
1With second thin 109
2Thickness, blank (being polysilicon layer 110 integral body of the first separator 109 and the composition of the composition) cross section of the esd protection module 102 that forms after depositing polysilicon layer 110 and the etching is " protruding " word shape, from the mid portion 102 of esd protection module 102
3Left side edge is to being positioned at this mid portion 102
3The first 102 in left side
1Has downward step 31 (first step), from this mid portion 102
3Right side edge is to being positioned at this mid portion 102
3The second portion 102 on right side
2Also have downward step 32 (second step), the rank height of step 31 (first step) and step 32 (second step) in fact about equally.
Next, shown in Fig. 6 G, source region ion implantation mask layer (not shown) behind the employing composition sheltered, the Implantation that in described Semiconductor substrate 103 and described polysilicon layer 110, has the first conduction type, in the tagma 104 of effective unit area of Semiconductor substrate 103, forming the source region 106 of transistor 101, and the first conduction type doped region 109 that described polysilicon layer 110 is had alternately arrange
1With the second conduction type doped region 109
2In the example of Fig. 6 G, the first conduction type doped region 110 of the source region 106 of transistor 101 and esd protection module 102
1In same processing step, form, simplified technique.According to an exemplary embodiment of the present disclosure, with reference to the signal of figure 6G, the first conduction type doped region 110 of alternately arranging in the esd protection layer 110
1With the second conduction type doped region 110
2The middle doped region 110 that comprises the first conduction type
1(be illustrated as N
+The type doped region) with by this centre doped region 110
1Beginning is to this centre doped region 110
1Bilateral symmetry a plurality of second conduction type doped regions 110 of alternately arranging
2With the first conduction type doped region 110
1(be illustrated as from 110
1A plurality of P doped regions 110 that beginning is alternately arranged to bilateral symmetry
2And N
+Doped region 110
1), wherein said middle doped region 110
1Be positioned at esd protection module 102 mid portions 102
3The middle part (that is described in the middle of doped region 110
1Be positioned at the thick middle section 109 of the first separator 109
3The middle part of the polysilicon layer 110 of top).According to an exemplary embodiment of the present disclosure, can by the first conductive type ion implantation step shown in Fig. 6 G, make each first conduction type doped region 110 of esd protection layer 110
1With the second conduction type doped region 110
2Between the knot (PN junction) that forms be positioned at described mid portion 102
3Will be understood by those skilled in the art that, also comprise the step of removing source region ion implantation mask layer and carrying out the ion diffusion after the Implantation step of Fig. 6 G.
According to an embodiment of the present disclosure, in the step shown in Fig. 6 G, carried out having the Implantation of the first conduction type after, also make described polysilicon layer 110 have the first suspension doped region 110 of described the second conduction type
3With the second suspension doped region 110 with described second conduction type
4The first suspension doped region 110
3Be positioned at polysilicon layer 110 left side edge, the second suspension doped region 110
4Be positioned at polysilicon layer 110 right side edge, this first suspension doped region 110
3With the second suspension doped region 110
4Do not have a mind to couple any electromotive force.Observe the first suspension doped region 110 from the plane of the upper surface that is parallel to substrate 103
3Be positioned at the outer shroud of polysilicon layer 110, the second suspension doped region 110
4Be positioned at the innermost ring of polysilicon layer 110.
Next, shown in Fig. 6 H, form the second separator 111 at polysilicon layer 110 and substrate 103, and in this second separator 111, form the first through hole 112 for esd protection module 102
3With the second through hole 112
4, and for the third through-hole 112 of transistor 101
1With fourth hole 112
2Described the first through hole 112
3Be positioned at the left side first 102 of esd protection module 102
1The top (for example, is positioned at the outermost first conduction type doped region 110 of polysilicon layer 110
1The top), described the second through hole 112
4Be positioned at the right side second portion 102 of esd protection module 102
2The top (for example, is positioned at the first conduction type doped region 110 that encloses most of polysilicon layer 110
1The top).Described third through-hole 112
1Be positioned at grid connecting portion 205 tops, described fourth hole 112
2Be positioned at 106 tops, source region.Because the thickness to esd protection module 102 integral body in the process of stroke esd protection module 102 has carried out depression of order (from middle part 102
3Respectively to the first 102 of both sides
1With 102
2Be provided with downward step 31 and 32), thus make the first 102 that is made in esd protection module 102
1With second portion 102
2The first through hole 112 of top
3With the second through hole 112
4Residing height and the third through-hole 112 that is made in substrate 103 tops
1With 112
2Residing difference in height is dwindled, and is convenient to them and forms in same processing step, simplifies technique.Then, form gate metal 107 and source metal 108 at the second separator 111, make described gate metal 107 be positioned at the fringe region top, described source metal 108 is positioned at top, effective unit area, have external series gap between described gate metal 107 and the described source metal 108, wherein gate metal 107 has pad portion 107
1With cabling part 107
2(referring to Fig. 2).According to an embodiment of the present disclosure, source metal 108 is positioned at described first thin 109 of the vicinity of esd protection module 102 (that is, the polysilicon layer of the first separator 109 of composition and composition whole)
1A side, pad portion 107
1Be positioned at described second thin 109 of the vicinity of esd protection module 102
2A side.Observe this pad portion 107 from the plane that is parallel to substrate 103 upper surfaces
1Roughly be positioned at the top, zone that ring-type esd protection module 102 is surrounded, and the innermost ring first conduction type doped region 110 of partial coverage esd protection module 102
1, by described the second through hole 112
4Couple described innermost ring the first conduction type doped region 110
1Source metal 108 is by described the first through hole 112
3Couple the outer shroud first conduction type doped region 110 of esd protection module 102
1The cabling part 107 of gate metal
2And pad portion 107
1By described third through-hole 112
1Couple grid connecting portion 205, thereby be coupled to the grid region 105 of transistor 101.Source metal 108 is by described fourth hole 112
2Couple the source region 106 of transistor 101.
According to an embodiment of the present disclosure, in step 6H, when forming gate metal 107 and source metal 108, also comprise the pad portion 107 that makes described gate metal 107
1Dent in the described source metal 108, in the pad portion 107 of described gate metal
1Cabling part 107 with described gate metal
2Between form to connect this gate metal pad portion 107
1With gate metal cabling part 107
2 Gate metal neck 107
3And at described gate metal neck 107
3Both sides form source metal and refer to 108
1, so that the described gate metal pad portion 107 of described source metal 108 ring bags
1(referring to Fig. 3).
More than the manufacturing integration according to disclosure embodiment is had the explanation of manufacture process of the semiconductor device 100 of transistor 101 and esd protection module 102 based on Fig. 6 A-6H, and be not used in the disclosure be limited in as described above in each embodiment.The manufacture process of describing based on Fig. 6 A-6H is changed and revises all is possible.In addition, some known manufacturing steps, technique, material and used impurity etc. do not provide or do not describe in detail so that the disclosure is clear, simple and clear and be convenient to understand.Utility model person of ordinary skill in the field should be appreciated that, more than the method described among each embodiment and step may be able to adopt in differing order and realize, be not limited only to described embodiment.
Although in this specification as an example of the semiconductor device that is integrated with N raceway groove vertical-type trench gate mosfet and esd protection module example to illustrating according to the semiconductor device that is integrated with semiconductor transistor and esd protection module of each embodiment of the disclosure and manufacture method thereof and describing; but this does not also mean that restriction of the present disclosure, will be understood by those skilled in the art that it is the P channel mosfet that structure given here and principle are equally applicable to semiconductor transistor integrated in this semiconductor device; N raceway groove/P raceway groove DMOS; transistor device and the semi-conducting material of other type and the situations of semiconductor device such as BJT.
Therefore, above-mentioned specification of the present disclosure and execution mode only are illustrated semiconductor device and the manufacture method thereof of disclosure embodiment in an exemplary fashion, and are not used in restriction the scope of the present disclosure.It all is possible changing and revise for disclosed embodiment, the selectivity embodiment that other are feasible and can be understood by those skilled in the art the equivalent variations of element among the embodiment.Other variations of disclosure the disclosed embodiments and modification do not exceed spirit of the present disclosure and protection range.
Claims (9)
1. semiconductor device comprises:
Substrate;
Transistor is formed in the substrate, has drain region, grid region and source region;
Gate metal couples described grid region; With
Source metal couples described source region, and has external series gap between the described gate metal,
It is characterized in that described semiconductor device also comprises:
Static discharge (ESD) protection module; be formed at the surface of described substrate; between described gate metal and described source metal; the esd protection layer that comprises the first separator and described the first separator of covering; wherein said the first separator is with described esd protection layer and described transistor isolation; the esd protection module whole has second portion and the mid portion between described first and described second portion near the first of described source metal one side and close described gate metal one side; the thickness of described esd protection module whole reduces to described first and described second portion respectively from described mid portion, makes described esd protection module whole be convex character shape.
2. semiconductor device as claimed in claim 1; it is characterized in that; described the first separator has near the first thin section of described source metal one side, near second thin of described gate metal one side with connect described first thin and second thin and in the thick middle section between described first thin and the second thin section; the thickness of described thick middle section makes described electrostatic discharge (ESD) protection module whole be convex character shape greater than the thickness of described first thin and the second thin section.
3. semiconductor device as claimed in claim 1 is characterized in that, described esd protection layer comprises the first conduction type doped region and the second conduction type doped region, described the second conduction type and described first conductivity type opposite of alternately arranging.
4. semiconductor device as claimed in claim 1; it is characterized in that; described esd protection layer comprises the middle doped region of the first conduction type and begins a plurality of the second conduction type doped regions and the first conduction type doped region of alternately arranging to the bilateral symmetry of this centre doped region by this centre doped region, wherein said in the middle of doped region be positioned at the middle part of described mid portion.
5. such as claim 3 or 4 described semiconductor device, it is characterized in that the knot that forms between each first conduction type doped region and the second conduction type doped region is positioned at described mid portion.
6. semiconductor device as claimed in claim 1 is characterized in that, described esd protection layer further comprises:
The first suspension doped region is positioned at the edge of close described source metal one side of described first, and this first suspension doped region electricity suspends; With
The second suspension doped region is positioned at the edge of close described gate metal one side of described second portion, and this second suspension doped region electricity suspends.
7. semiconductor device as claimed in claim 1; it is characterized in that; described source metal couples described esd protection layer by the first through hole that is positioned at described first top, and described gate metal couples described esd protection layer by the second through hole that is positioned at described second portion top.
8. semiconductor device as claimed in claim 1 is characterized in that, described gate metal has pad portion and cabling part, and described the first separator and described esd protection layer consist of closed hoop around described pad portion.
9. semiconductor device as claimed in claim 1 is characterized in that:
Described gate metal has pad portion and cabling part;
Described grid region is the grooved grid region, and described grooved grid region is passed through the zone that is positioned at described esd protection module below in the described substrate and arrived described pad portion below; And
Described semiconductor device further is included in the grooved grid connecting portion that the zone below the described pad portion of being arranged in of substrate forms, and is connected with described grooved grid region, is used for described grooved grid region is coupled to described pad portion.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201220705996 CN203260580U (en) | 2012-12-19 | 2012-12-19 | Semiconductor device with a plurality of transistors |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201220705996 CN203260580U (en) | 2012-12-19 | 2012-12-19 | Semiconductor device with a plurality of transistors |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203260580U true CN203260580U (en) | 2013-10-30 |
Family
ID=49473122
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201220705996 Expired - Lifetime CN203260580U (en) | 2012-12-19 | 2012-12-19 | Semiconductor device with a plurality of transistors |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203260580U (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103151349A (en) * | 2012-12-19 | 2013-06-12 | 成都芯源***有限公司 | Semiconductor device and method for manufacturing the same |
CN106910796A (en) * | 2017-03-02 | 2017-06-30 | 京东方科技集团股份有限公司 | X-ray detection X substrate and its manufacture method, ray detecting device |
CN107346729A (en) * | 2016-05-04 | 2017-11-14 | 北大方正集团有限公司 | Substrate of semiconductor devices and preparation method thereof and semiconductor devices |
-
2012
- 2012-12-19 CN CN 201220705996 patent/CN203260580U/en not_active Expired - Lifetime
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103151349A (en) * | 2012-12-19 | 2013-06-12 | 成都芯源***有限公司 | Semiconductor device and method for manufacturing the same |
CN103151349B (en) * | 2012-12-19 | 2015-07-29 | 成都芯源***有限公司 | Semiconductor device and method for manufacturing the same |
CN107346729A (en) * | 2016-05-04 | 2017-11-14 | 北大方正集团有限公司 | Substrate of semiconductor devices and preparation method thereof and semiconductor devices |
CN106910796A (en) * | 2017-03-02 | 2017-06-30 | 京东方科技集团股份有限公司 | X-ray detection X substrate and its manufacture method, ray detecting device |
US10553638B2 (en) | 2017-03-02 | 2020-02-04 | Boe Technology Group Co., Ltd. | Ray detection substrate, manufacturing method thereof and ray detection device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10304951B2 (en) | IE type trench gate IGBT | |
KR101694094B1 (en) | Semiconductor device including a fin and a drain extension region and manufacturing method | |
JP5458809B2 (en) | Semiconductor device | |
CN104051509B (en) | With the bigrid trench IGBT for burying the shielding of floating P types | |
US7655975B2 (en) | Power trench transistor | |
CN103187438B (en) | Fin BJT | |
US20170110563A1 (en) | Trench-type insulated gate semiconductor device including an emitter trench and an overlapped floating region | |
CN102891143A (en) | Semiconductor device having electrostatic discharge protection module and method of manufacturing the same | |
US10096700B2 (en) | Power semiconductor device comprising trench structures | |
CN101180739B (en) | Semiconductor device with edge termination | |
US20190280119A1 (en) | Super junction power transistor and preparation method thereof | |
US9419118B1 (en) | Trench IGBT with tub-shaped floating P-well and hole drains to P-body regions | |
CN103268887A (en) | Field effect transistor, edge structure and related manufacturing method | |
US20210126125A1 (en) | Transistor devices with termination regions | |
CN110277452A (en) | Embedded field plate field effect transistor | |
CN203260580U (en) | Semiconductor device with a plurality of transistors | |
CN105633078B (en) | bipolar junction semiconductor device and manufacturing method thereof | |
CN103151349A (en) | Semiconductor device and method for manufacturing the same | |
CN105977285A (en) | Semiconductor device and method of manufacturing the same | |
CN103035680A (en) | Super junction device | |
US20200098912A1 (en) | Transistor devices with control-terminal field plate structures in trenches | |
KR101880471B1 (en) | Tunnel field-effect transistors | |
CN113097311B (en) | Power semiconductor device with gate oxide optimization structure and manufacturing method | |
CN108063159A (en) | The terminal structure of semiconductor power device, semiconductor power device and preparation method thereof | |
CN202839611U (en) | Semiconductor device having electrostatic discharge protection module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
AV01 | Patent right actively abandoned |
Granted publication date: 20131030 Effective date of abandoning: 20150729 |
|
AV01 | Patent right actively abandoned |
Granted publication date: 20131030 Effective date of abandoning: 20150729 |
|
RGAV | Abandon patent right to avoid regrant |