CN203241759U - Digital-to-analogue conversion output control device with peripheral component interconnect standard interface - Google Patents
Digital-to-analogue conversion output control device with peripheral component interconnect standard interface Download PDFInfo
- Publication number
- CN203241759U CN203241759U CN 201320277817 CN201320277817U CN203241759U CN 203241759 U CN203241759 U CN 203241759U CN 201320277817 CN201320277817 CN 201320277817 CN 201320277817 U CN201320277817 U CN 201320277817U CN 203241759 U CN203241759 U CN 203241759U
- Authority
- CN
- China
- Prior art keywords
- module
- external interface
- digital
- dac
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000002093 peripheral effect Effects 0.000 title claims abstract description 20
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 18
- 238000005259 measurement Methods 0.000 abstract description 7
- 238000010586 diagram Methods 0.000 description 12
- 238000000034 method Methods 0.000 description 7
- 102100026816 DNA-dependent metalloprotease SPRTN Human genes 0.000 description 2
- 101710175461 DNA-dependent metalloprotease SPRTN Proteins 0.000 description 2
- 238000013480 data collection Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- FGRBYDKOBBBPOI-UHFFFAOYSA-N 10,10-dioxo-2-[4-(N-phenylanilino)phenyl]thioxanthen-9-one Chemical compound O=C1c2ccccc2S(=O)(=O)c2ccc(cc12)-c1ccc(cc1)N(c1ccccc1)c1ccccc1 FGRBYDKOBBBPOI-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000001965 increasing effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005272 metallurgy Methods 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
Images
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
The utility model discloses a digital-to-analogue conversion output control device with peripheral component interconnect standard interfaces. The digital-to-analogue conversion output control device comprises three external interface modules, four DAC modules, an FPGA module, a PCI bridge chip, a PCI bus and a power supply module, wherein one ends of the four DAC modules are connected with the FPGA module, the other ends are connected with the three external interface modules, the FPGA module is directly connected with the three external interface modules for outputting 9-path digital signals and inputting 9-path digital signals, the FPGA module and is connected to the PCI bus through the PCI bridge chip, the power supply module supplies power for the device, and the +5V input voltage is provided by a mainboard of a computer; and the computer is used for performing controlling and data reading/writing on a board card of the digital-to-analogue conversion output control device through the PCI interface, thereby achieving 16-path controllable DAC output, 9-path digital output and 9-path digital input, and satisfying the multifunctional data control requirement of a complex measurement and control system.
Description
Technical field
The utility model relates to industrial measurement and control field data collection and control device, relates in particular to a kind of high precision digital-to-analog conversion output-controlling device of peripheral component interconnect standard interface.
Background technology
In recent years, China has obtained huge development in the industrial measurement and control technical field, along with developing rapidly and the day by day raising of integrated circuit technique of computer hardware software engineering, computer measurement and control system has become the main flow Measurement and Control System of current Industry Control, having a wide range of applications aspect the Industry Control such as metallurgy, electric power, automated machine tool, industrial robot control and computer integrated manufacturing system, in national economy, bringing into play increasing effect.
In the application system of industrial measurement and control, a kind of typical structure is that industrial control computer goes to control outer application system according to the corresponding output digital and analog signaling that requires, various sensor signals as digital input feedback to industrial control computer, and then the state of control system.And the interface that the most often uses on the industrial control computer is Peripheral Component Interconnect standard (Peripheral Component Interconnection is called for short PCI) bus interface, computing machine uses pci interface to obtain data from application system, and by pci interface the application system is controlled, having the advantages such as high speed is stable, is the preferred option in industrial measurement and control field.Various digital-to-analog conversion control device based on pci interface exist the shortcomings such as speed is slow, precision is low, IO interface is few, output signal type is single at present, therefore provide a kind of based on the multiple multi-form IO interface of having of pci interface, high to the fast precision of conversion speed, the digital-to-analog conversion control device that can accurately control the state of application system is very important, and can promote the development in industrial control automation field.
Summary of the invention
In order to realize that the sensor interface to multiple multi-form input and output carries out pci data collection and control thereof on the industrial system, the purpose of this utility model is to provide a kind of digital-to-analog conversion output-controlling device of peripheral component interconnect standard interface.
The technical solution adopted in the utility model is: a kind of digital-to-analog conversion output-controlling device of peripheral component interconnect standard interface comprises external interface one, external interface two, external interface three, DAC module one, DAC module two, DAC module three, DAC module four, FPGA module, pci bridge chip, pci bus and power module; The end that DAC module one is connected with the DAC module is connected with the FPGA module, the other end is connected with external interface one, one end of DAC module three is connected with the FPGA module, the other end is connected with external interface two, one end of DAC module four is connected with the FPGA module, the other end is connected with external interface three, FPGA module and external interface one, external interface two, external interface three directly connects output 9 railway digital signals, input 9 railway digital signals, the FPGA module is connected on the pci bus by pci bridge chip at last, power module is powered to device, and its input voltage+5V is provided by the mainboard of computing machine.
Described external interface one belongs to the DB25 interface, is connected with DAC module one, DAC module two, FPGA module respectively; Total 8 road analog outputs DAC module one and DAC module two are connected with external interface one, and 7 railway digital output terminals of FPGA module are connected with external interface one, and 7 railway digital signals of external interface one are connected to the FPGA module as digital input end.
Described external interface two belongs to the DB9 interface, 4 road analog outputs of DAC module three are connected with external interface two, 1 railway digital output terminal of FPGA module is connected with external interface two, and a railway digital signal of external interface two is connected to the FPGA module as digital input end.
Described external interface three belongs to the DB9 expansion interface, 4 road analog outputs of DAC module four are connected with external interface three, 1 railway digital output terminal of FPGA module is connected with external interface three, and 1 railway digital signal of external interface three is connected to the FPGA module as digital input end.
Described DAC module one, DAC module two, DAC module three and DAC module four form by the AD5754R chip; DAC module one is connected with external interface one with DAC module two, and DAC module three is connected with external interface two, and DAC module four is connected with external interface three.
Described FPGA module is connected with pci bridge chip with external interface one, external interface two, external interface three, DAC module one, DAC module two, DAC module three, DAC module four respectively take the fpga chip XC3S50 of the SPARTAN series of Xilinx company as core.
Described pci bridge chip adopts the PCI9052 interface chip of PLX company, and pci bridge chip one end is connected with the FPGA module, and the other end is connected with pci bus.
Described pci bus meets the pci bus agreement, and pci bus one end is connected with pci bridge chip, and the other end is inserted in the interior arbitrary PCI slot of computer motherboard.
Its voltage of described power module is input as+5V, is provided by the mainboard on the computing machine, and output provides direct current+3.3V ,+2.5V and+1.2V ,+3.3V provides reference voltage for FPGA ,+2.5V provides boosting voltage for FPGA ,+1.2V provides inner core voltage for FPGA.
The utility model is compared with background technology, the beneficial effect that has is: than the control device of other peripheral component interconnect standard interface, the high precision digital-to-analog conversion output-controlling device of the peripheral component interconnect standard interface that the utility model provides can use computing machine by pci interface integrated circuit board to be controlled and reading and writing data, realize 16 tunnel controlled DAC outputs, the output of 9 railway digitals, the multi-functional data control requirement in the complicated TT﹠C system is satisfied in the input of 9 railway digitals.
Description of drawings
Fig. 1 is structural principle block diagram of the present utility model;
Fig. 2 is the circuit diagram of the external interface one of Fig. 1;
Fig. 3 is the circuit diagram of the external interface two of Fig. 1;
Fig. 4 is the circuit diagram of the external interface three of Fig. 1;
Fig. 5 to Fig. 8 is the circuit diagram of the DAC module of Fig. 1;
Fig. 9 is the circuit diagram of the FPGA module of Fig. 1;
Figure 10 is the circuit diagram of the ALVC164245 chip of the connection FPGA module of Fig. 1 and pci bridge chip;
Figure 11 be Fig. 1 be the circuit diagram of pci bridge chip;
Figure 12 is the circuit diagram of the pci bus (PCI BUS) of Fig. 1;
Among the figure, 1, external interface one, 2, external interface two, 3, external interface three, 4, DAC module (Digital-to-analog Converter is called for short DAC), 5, DAC module two, 6, DAC module three, 7, DAC module four, 8, FPGA module (Field Programmable Gate Array is called for short FPGA), 9, pci bridge chip (Peripheral Component Interconnection is called for short PCI), 10, pci bus, 11, power module.
Embodiment
Below in conjunction with drawings and Examples the utility model is further described.
The high precision digital-to-analog conversion output-controlling device of peripheral component interconnect standard interface of the present utility model, its general principles block diagram comprises external interface 1, external interface 22, external interface 3, DAC module 1, DAC module 2, DAC module 36, DAC module 47, FPGA module 8, pci bridge chip 9, pci bus 10 and power module 11 as shown in Figure 1; DAC module 1 is connected an end of 5 and is connected with FPGA module 8 with the DAC module, the other end is connected with external interface 1, one end of DAC module 36 is connected with FPGA module 8, the other end is connected with external interface 22, one end of DAC module 47 is connected with FPGA module 8, the other end is connected with external interface 33, FPGA module 8 and external interface 1, external interface 22, external interface 33 directly connects output 9 railway digital signals, input 9 railway digital signals, FPGA module 8 is connected on the pci bus 10 at last by pci bridge chip 9, power module 11 is to the device power supply, and its input voltage+5V is provided by the mainboard of computing machine.
Fig. 1 peripheral interface 1 belongs to the DB25 interface, the circuit connection diagram of external interface 1 as shown in Figure 2, external interface 1 is connected with DAC module 1, DAC module 25, FPGA module 8 respectively; After amplifying through the LM324 chip, 4 tunnel simulating signal VOUT0 of DAC module 1, VOUT1, VOUT2 and VOUT3 be connected to input end DAOUT0, DAOUT1, DAOUT2 and the DAOUT3 of external interface 1, such as Fig. 5 and shown in Figure 2; The circuit connection method of external interface 1 and DAC module 25 is in like manner in the circuit connection method of external interface 1 and DAC module 1, such as Fig. 5 and shown in Figure 2; 7 output terminals of FPGA module 8 are connected with the digital quantity input end DOUTp0 ~ DOUTp6 of external interface 1 by triode, such as Fig. 9 and shown in Figure 2; 7 ports of external interface 1 are connected to the input end of FPGA module 8, physical circuit connection layout such as Fig. 2 and shown in Figure 9 behind mu balanced circuit.
Fig. 1 peripheral interface 22 belongs to the DB9 interface, and the circuit connection method of external interface 22 and DAC module 36 is in like manner in the circuit connection method of external interface 1 and DAC module 1, such as Fig. 3 and shown in Figure 7; 1 output terminal of FPGA module 8 is connected with the digital quantity input end DOUTp7 of external interface 22 by triode, such as Fig. 9 and shown in Figure 3; 1 port DINp7 of external interface 22 is connected to the input end of FPGA module 8, physical circuit connection layout such as Fig. 3 and shown in Figure 9 behind mu balanced circuit.
Fig. 1 peripheral interface 33 belongs to the DB9 expansion interface, and the circuit connection method of external interface 33 and DAC module 47 is in like manner in the circuit connection method of external interface 1 and DAC module 1, such as Fig. 4 and shown in Figure 8; 1 output terminal of FPGA module 8 is connected with the digital quantity input end DOUTp8 of external interface 33 by triode, such as Fig. 9 and shown in Figure 4; 1 port DINp8 of external interface 33 is connected to the input end of FPGA module 8, physical circuit connection layout such as Fig. 4 and shown in Figure 9 behind mu balanced circuit.
The course of work of the present utility model is as follows: industrial control computer sends instruction by the pci bus module to integrated circuit board, after the pci bridge chip module receives the instruction of pci bus module, change into the instruction that the FPGA module can read, the FPGA module is according to corresponding instruction, on the one hand to DAC module one, DAC module two, DAC module three and DAC module four provide 16 digital signal and number control signal, each DAC module and then export corresponding voltage signal to each external interface module, directly output digit signals arrives each external interface module on the other hand, various sensor signals are input to integrated circuit board as digital signal by each external interface module and feed back to industrial control computer, thus the state of control application system.Computing machine is controlled and reading and writing data integrated circuit board of the present utility model by pci interface, realizes 16 tunnel controlled DAC outputs, the output of 9 railway digitals, and the multi-functional data control requirement in the complicated TT﹠C system is satisfied in the input of 9 railway digitals.
Claims (5)
1. the digital-to-analog conversion output-controlling device of a peripheral component interconnect standard interface is characterized in that: comprise external interface one (1), external interface two (2), external interface three (3), DAC module one (4), DAC module two (5), DAC module three (6), DAC module four (7), FPGA module (8), pci bridge chip (9), pci bus (10) and power module (11); Wherein, DAC module one (4) is connected the end of (5) and all is connected with FPGA module (8) with the DAC module, and the other end all is connected with external interface one (1); One end of DAC module three (6) is connected with FPGA module (8), and the other end is connected with external interface two (2); One end of DAC module four (7) is connected with FPGA module (8), and the other end is connected with external interface three (3); FPGA module (8) is connected with external interface one (1), external interface two (2), external interface three (3) respectively; FPGA module (8) is connected on the pci bus (10) at last by pci bridge chip (9), and power module (11) is powered to device.
2. the digital-to-analog conversion output-controlling device of peripheral component interconnect standard interface according to claim 1 is characterized in that: described external interface one (1) is the DB25 interface.
3. the digital-to-analog conversion output-controlling device of peripheral component interconnect standard interface according to claim 1 is characterized in that: described external interface two (2) is the DB9 interface.
4. the digital-to-analog conversion output-controlling device of peripheral component interconnect standard interface according to claim 1 is characterized in that: described external interface three (3) is the DB9 expansion interface.
5. the digital-to-analog conversion output-controlling device of peripheral component interconnect standard interface according to claim 1, it is characterized in that: described DAC module one (4), DAC module two (5), DAC module three (6) and DAC module four (7) form by the AD5754R chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201320277817 CN203241759U (en) | 2013-05-20 | 2013-05-20 | Digital-to-analogue conversion output control device with peripheral component interconnect standard interface |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201320277817 CN203241759U (en) | 2013-05-20 | 2013-05-20 | Digital-to-analogue conversion output control device with peripheral component interconnect standard interface |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203241759U true CN203241759U (en) | 2013-10-16 |
Family
ID=49319033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201320277817 Expired - Fee Related CN203241759U (en) | 2013-05-20 | 2013-05-20 | Digital-to-analogue conversion output control device with peripheral component interconnect standard interface |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203241759U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107145462A (en) * | 2017-04-26 | 2017-09-08 | 浙江大学 | A kind of synchronous serial signal acquisition and control device based on usb bus |
-
2013
- 2013-05-20 CN CN 201320277817 patent/CN203241759U/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107145462A (en) * | 2017-04-26 | 2017-09-08 | 浙江大学 | A kind of synchronous serial signal acquisition and control device based on usb bus |
CN107145462B (en) * | 2017-04-26 | 2019-10-11 | 浙江大学 | A kind of synchronous serial signal acquisition and control device based on usb bus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101957806B (en) | Peripheral component interconnection standard acquisition device for synchronous serial interface signal | |
CN204832853U (en) | Many interfaces motion control ware | |
CN104965469B (en) | Multi-functional acquisition control device based on cpci bus standard | |
CN203241759U (en) | Digital-to-analogue conversion output control device with peripheral component interconnect standard interface | |
CN103268079A (en) | Digital-to-analogue conversion output control device with externally arranged module interconnection standard interface | |
CN101923798A (en) | EDA (Electronic Design Automation) comprehensive experiment box for detecting and processing mechanical-electronic signals | |
CN204790438U (en) | Multi -functional acquisition control device based on total line standard of CPCI | |
CN202008597U (en) | Multifunctional acquisition control device for peripheral component interconnection standard interfaces | |
CN102156429B (en) | Multifunctional collection control device of peripheral component interconnection standard interface | |
CN203025276U (en) | Tester of capacitive touch screen module | |
CN202150837U (en) | High-performance digitized gain fine adjustment circuit | |
CN104965468B (en) | A kind of common interface module suitable for the multi-functional acquisition control devices of CPCI | |
CN203349854U (en) | High precision digital sensor calibration test system based on PC machine | |
CN204131502U (en) | At a high speed, high precision image signal analog to digital conversion circuit | |
CN104238404B (en) | Modular Industry Control board | |
CN201444302U (en) | SOC chip with pin capable of being configured | |
CN208622301U (en) | Signal processing and display system | |
CN104300981A (en) | High-speed and high-precision image signal analog-to-digital conversion circuit | |
CN201820220U (en) | Peripheral-components-interconnection acquisition device for synchronous serial interface signals | |
CN203896329U (en) | Data converting circuit | |
CN204945710U (en) | A kind of driver control circuit | |
CN202551059U (en) | Multifunctional USB (Universal Serial Bus) network card | |
CN202975766U (en) | Data acquisition system of high-precision portable data acquisition instrument | |
CN204392207U (en) | Notch filter | |
CN203444376U (en) | Output voltage control circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20131016 Termination date: 20170520 |
|
CF01 | Termination of patent right due to non-payment of annual fee |