CN202076995U - DDS signal generator - Google Patents

DDS signal generator Download PDF

Info

Publication number
CN202076995U
CN202076995U CN2011201409031U CN201120140903U CN202076995U CN 202076995 U CN202076995 U CN 202076995U CN 2011201409031 U CN2011201409031 U CN 2011201409031U CN 201120140903 U CN201120140903 U CN 201120140903U CN 202076995 U CN202076995 U CN 202076995U
Authority
CN
China
Prior art keywords
signal generator
dds
utility
dds signal
model
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2011201409031U
Other languages
Chinese (zh)
Inventor
傅惟荣
高瑞沙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NINGBO ZHONGCE ELECTRONICS CO Ltd
Original Assignee
NINGBO ZHONGCE ELECTRONICS CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NINGBO ZHONGCE ELECTRONICS CO Ltd filed Critical NINGBO ZHONGCE ELECTRONICS CO Ltd
Priority to CN2011201409031U priority Critical patent/CN202076995U/en
Application granted granted Critical
Publication of CN202076995U publication Critical patent/CN202076995U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

The utility model discloses a DDS (direct digital synthesizer) signal generator which comprises a central processor, an analog-to-digital conversion chip, a filter circuit and a power amplifier, wherein the DDS signal generator further comprises a static memory, and the central processor is connected with the static memory, the analog-to-digital conversion chip, the filter circuit and the power amplifier in sequence. The DDS signal generator has a simple circuit structure and low cost.

Description

A kind of DDS signal generator
Technical field
The utility model relates to a kind of DDS signal generator.
Background technology
The DDS signal generator of prior art comprises central processing unit (CPU), programmable logic device (CPLD), DDS special chip (being digital frequency synthesizer), modulus conversion chip (DAC), filter circuit, multiplier, operational amplifier and power amplifier, and described central processing unit is connected successively with programmable logic device, DDS special chip, filter circuit, multiplier, operational amplifier and power amplifier; Described programmable logic device also is connected with modulus conversion chip; Described modulus conversion chip also is connected with multiplier.There is following defective in the DDS signal generator of said structure in the use of reality: because the DDS signal generator of prior art adopts is DDS special chip AD9852, so cost is than higher.And because this DDS signal generator has also adopted large-scale programmable logic device, so circuit structure more complicated.
The utility model content
The technical problems to be solved in the utility model is, overcomes the defective of above prior art, and the DDS that a kind of circuit structure is simple and cost is low is provided signal generator.
The technical solution of the utility model is, a kind of DDS signal generator is provided, comprise central processing unit, modulus conversion chip, filter circuit and power amplifier, it also comprises static memory, and described central processing unit is connected successively with static memory, modulus conversion chip, filter circuit and power amplifier.
After adopting above structure, the utility model compared with prior art has the following advantages:
What a kind of DDS signal generator of the utility model adopted is general conventional chip, therefore make that whole dss signal generator cost is very low, and owing to this central processing unit combines with the mode of static memory, so circuit structure is very simple and cost is very cheap.
Description of drawings
Accompanying drawing is the circuit block diagram of a kind of DDS signal generator of the utility model.
Embodiment
The utility model is described in further detail below in conjunction with the drawings and specific embodiments.
As shown in drawings, a kind of DDS signal generator of the utility model, comprise central processing unit (CPU), modulus conversion chip (DAC), filter circuit and power amplifier, it also comprises static memory (SRAM), and described central processing unit is connected successively with static memory, modulus conversion chip, filter circuit and power amplifier.Whole parameters of signal generator can be passed through software calibration.A kind of DDS signal generator of the utility model can produce the signal frequency of 15MHZ.
Below only be described, but can not be interpreted as it is restriction claim with regard to most preferred embodiment of the present utility model.The utility model is not limited only to above embodiment, and its concrete structure allows variation.In every case the various variations of being done in the protection range of the utility model independent claims are all in protection range of the present utility model.

Claims (1)

1. DDS signal generator, comprise central processing unit, modulus conversion chip, filter circuit and power amplifier, it is characterized in that: it also comprises static memory, and described central processing unit is connected successively with static memory, modulus conversion chip, filter circuit and power amplifier.
CN2011201409031U 2011-04-29 2011-04-29 DDS signal generator Expired - Fee Related CN202076995U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011201409031U CN202076995U (en) 2011-04-29 2011-04-29 DDS signal generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011201409031U CN202076995U (en) 2011-04-29 2011-04-29 DDS signal generator

Publications (1)

Publication Number Publication Date
CN202076995U true CN202076995U (en) 2011-12-14

Family

ID=45115071

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011201409031U Expired - Fee Related CN202076995U (en) 2011-04-29 2011-04-29 DDS signal generator

Country Status (1)

Country Link
CN (1) CN202076995U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105842562A (en) * 2016-03-30 2016-08-10 东莞市广安电气检测中心有限公司 Device for testing immunity to common-mode conducted disturbance

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105842562A (en) * 2016-03-30 2016-08-10 东莞市广安电气检测中心有限公司 Device for testing immunity to common-mode conducted disturbance
CN105842562B (en) * 2016-03-30 2018-12-21 东莞市广安电气检测中心有限公司 A kind of device for the test of common mode conduction interference immunity to interference

Similar Documents

Publication Publication Date Title
CN103956994A (en) FPGA-based DDS random waveform signal generator
CN202076995U (en) DDS signal generator
CN202841081U (en) DDS (direct digital synthesis) waveform generator on basis of CORDIC (coordinated rotation digital computer) algorithm
CN203720258U (en) Voltage and current transient signal high-speed synchronous data sampling device
Panic et al. Low power sensor node processor architecture
CN202033687U (en) DDS (direct digital synthesizer) signal generator
CN203800905U (en) Arbitrary waveform generation device
CN202904438U (en) Novel flat instrument
CN203386342U (en) Wireless data acquisition terminal
CN203261301U (en) AD9850-based signal source system
CN202998264U (en) Image processing device based on DSP (Digital Signal Processor)
CN202383253U (en) Scan chain asynchronous reset register reset port processing circuit
CN103166603A (en) Arbitrary waveform generator
CN202535321U (en) FPGA-based dual-tone multi-frequency signal generator
CN203164657U (en) Multipurpose signal-generator based on complex programmable logic device (CPLD)
CN203745830U (en) Digital output controller used for Internet of things
CN204595840U (en) Multifunctional input/output interface IP kernel
CN204423630U (en) A kind of eight passage photovoltaic battery panel power line-carrier intelligent communication modules
CN202421807U (en) Pluggable core control module
CN204087194U (en) A kind of AVR single chip emulator
CN202693120U (en) Power transmission line galloping monitoring device based on fully-digital triaxial acceleration sensor
CN202748479U (en) Earthquake data acquisition device supporting IPv6 (Internet Protocol Version 6)
CN216209448U (en) Transient electric energy quality monitoring device
CN203193384U (en) Intelligent electronic equipment
CN202334707U (en) Wired network camera

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20111214

Termination date: 20140429