CN202535321U - Dual-tone multi-frequency signal generator based on FPGA - Google Patents
Dual-tone multi-frequency signal generator based on FPGA Download PDFInfo
- Publication number
- CN202535321U CN202535321U CN 201220153083 CN201220153083U CN202535321U CN 202535321 U CN202535321 U CN 202535321U CN 201220153083 CN201220153083 CN 201220153083 CN 201220153083 U CN201220153083 U CN 201220153083U CN 202535321 U CN202535321 U CN 202535321U
- Authority
- CN
- China
- Prior art keywords
- fpga
- adder
- signal processing
- dual
- signal generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012545 processing Methods 0.000 claims abstract description 13
- 230000009977 dual effect Effects 0.000 claims description 10
- 230000010354 integration Effects 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 238000013461 design Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 239000002131 composite material Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
Images
Landscapes
- Telephone Function (AREA)
Abstract
The utility model relates to a dual-tone multifrequency signal generator based on FPGA, including adder and two signal processing modules, adder and two signal processing modules realize on a slice FPGA, each signal processing module respectively including cascaded frequency control register, phase accumulator in proper order, be used for storing waveform data's ROM and output module, two output module's output all is connected to the adder. The utility model discloses a dual-tone multifrequency generator's based on FPGA digital logic only realizes in a slice FPGA, has reduced the area of circuit board, has improved the reliability of integrated circuit board, has reduced the fault rate. The method has the characteristics of low cost, high integration level, easiness in debugging, good reliability and good portability.
Description
Technical field
The utility model relates to electronic communication field, relates in particular to a kind of dual tone multi-frequency signal generator based on FPGA.
Background technology
In traditional dual tone multi-frequency signal generator, mainly be compositions such as discrete device and small scale integrated circuit, and accomplish corresponding logic function at present with this.The required logic circuit device of such circuit structure is generally more, and the integrated circuit volume is bigger; Because device is numerous, therefore the reliability of device also decreases.When system need increase new function, often need design again circuit, increased the cycle and the expense of design widely.
The utility model content
But the purpose of the utility model provides a kind of stable performance, be easy to debug smooth upgrade, flexibility and the portable good dual tone multi-frequency signal generator based on FPGA.
For achieving the above object, the utility model adopts following technical scheme:
A kind of dual tone multi-frequency signal generator based on FPGA; Comprise adder and two signal processing modules; It is characterized in that: said adder and two signal processing modules are realized on a slice FPGA; Each said signal processing module comprise respectively cascade successively FREQUENCY CONTROL register, phase accumulator, be used for the ROM and the output module of stored waveform data, the output of two said output modules all is connected to adder.
The utility model and prior art relatively have following advantage:
1. the Digital Logic based on the dtmf generator of FPGA of the utility model only realizes in a slice FPGA, and conventional method will use 4-5 sheet chip to come the common logic function of accomplishing the utility model.The utility model has reduced the area of circuit board, has improved the reliability of integrated circuit board, has reduced failure rate.It is low to have cost, and integrated level is high, is easy to debugging, the characteristics of good reliability.
2. transplantability is good, but smooth upgrade.When the stronger function of needs increase, needn't revise the external hardware circuit, utilize the characteristic of FPGA reconfigurable system; Can increase new function for system easily; Realize more complex processing, can realize smooth upgrade, improved the flexibility and the portability of design of Controller greatly.
Description of drawings
Fig. 1 is the inside major function structured flowchart based on the dual tone multi-frequency signal generator of FPGA of the utility model
Fig. 2 is the application system block diagram based on the dual tone multi-frequency signal generator of FPGA of the utility model
Embodiment
Referring to Fig. 1; Dual tone multi-frequency signal generator based on FPGA; Comprise adder and two signal processing modules; Said adder and two signal processing modules realize on a slice FPGA, each said signal processing module comprise respectively cascade successively FREQUENCY CONTROL register, phase accumulator, be used for the ROM and the output module of stored waveform data, the output of two said output modules all is connected to adder.Phase accumulator is at each reference clock source f
cClock pulse when input, accomplish frequency control word and add up once, the data of the output of phase accumulator are exactly the phase place of composite signal, simultaneously the signal frequency of overflowing frequency DDS output just of phase accumulator.Referring to Fig. 2, the host computer that passes through of dual tone multi-frequency signal generator produces telephone number signal, through serial communication; Send on the single-chip microcomputer, table look-up after single-chip microcomputer is received, produce pairing two frequency control words; P2, P0 mouth through single-chip microcomputer are latched in the internal register of FPGA under the edge pulse of P3.1 and P3.2 mouth respectively, and FPGA obtains two-way frequency number horizontal or vertical scroll of calligraphy value signal according to the frequency control word that obtains; Through adder, deliver to D/A, obtain corresponding touch-tone signal.The parameterization macro module ROM that carries in the EP1C6 chip in the Cyclone series of FPGA employing altera corp stores waveform, and this device has characteristics such as low-power consumption, high-performance and low cost.
Claims (1)
1. dual tone multi-frequency signal generator based on FPGA; Comprise adder and two signal processing modules; It is characterized in that: said adder and two signal processing modules are realized on a slice FPGA; Each said signal processing module comprise respectively cascade successively FREQUENCY CONTROL register, phase accumulator, be used for the ROM and the output module of stored waveform data, the output of two said output modules all is connected to adder.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201220153083 CN202535321U (en) | 2012-04-12 | 2012-04-12 | Dual-tone multi-frequency signal generator based on FPGA |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201220153083 CN202535321U (en) | 2012-04-12 | 2012-04-12 | Dual-tone multi-frequency signal generator based on FPGA |
Publications (1)
Publication Number | Publication Date |
---|---|
CN202535321U true CN202535321U (en) | 2012-11-14 |
Family
ID=47136474
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201220153083 Expired - Fee Related CN202535321U (en) | 2012-04-12 | 2012-04-12 | Dual-tone multi-frequency signal generator based on FPGA |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN202535321U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103607182A (en) * | 2013-12-02 | 2014-02-26 | 哈尔滨理工大学 | Multi-component composite signal generator and multi-component composite signal generating method |
-
2012
- 2012-04-12 CN CN 201220153083 patent/CN202535321U/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103607182A (en) * | 2013-12-02 | 2014-02-26 | 哈尔滨理工大学 | Multi-component composite signal generator and multi-component composite signal generating method |
CN103607182B (en) * | 2013-12-02 | 2017-02-01 | 哈尔滨理工大学 | Multi-component composite signal generator and multi-component composite signal generating method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN201708773U (en) | Arbitrarywaveform generator | |
CN107911104A (en) | Clock gating circuit | |
CN202535321U (en) | Dual-tone multi-frequency signal generator based on FPGA | |
CN203070164U (en) | Integrated circuit board card | |
CN102610188B (en) | Based on the multinuclear LED display controller of SOPC | |
CN204968127U (en) | WIFI controlling means | |
CN203720258U (en) | High-speed synchronous data sampling device for voltage and current transient signals | |
CN204331828U (en) | Hardware binarization image processing circuit structure and adopt the image processing module of this circuit structure | |
CN107329417B (en) | Microcontroller and input/output pin mapping circuit thereof | |
CN202906873U (en) | Multi-functional communication interface signal converter | |
CN205210574U (en) | Two obs core control modules based on microcontroller realizes FPGA data configuration | |
CN202374287U (en) | Built-in router | |
CN103336612B (en) | Touch screen control system based on serial communication and ARM embedded processing systems | |
CN208938051U (en) | Mainboard and computer based on Feiteng processor | |
CN205081868U (en) | Video acquisition compressor circuit | |
CN201184970Y (en) | Embedded board for acquiring data of watercraft engine compartment | |
CN201853230U (en) | USB (Universal Serial Bus) to IO (Input Output) module | |
CN202904427U (en) | Clock tree generation circuit with multiple function modes | |
CN204705885U (en) | A kind of high speed communication circuit board of dcs | |
CN205123854U (en) | Multichannel audio video collecting mechanism | |
CN205946133U (en) | Low -power consumption pronunciation reinforcing means based on ARM | |
CN202550988U (en) | Signal delay circuit | |
CN210835670U (en) | Input port expansion circuit with output port multiplexing function | |
CN202889378U (en) | Industrial-grade communication-information processing platform | |
CN203054687U (en) | Cortex A9 M3-based core board framework |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121114 Termination date: 20130412 |