CN201540373U - 24 bit dual-channel synchronous data collector - Google Patents

24 bit dual-channel synchronous data collector Download PDF

Info

Publication number
CN201540373U
CN201540373U CN 200920244814 CN200920244814U CN201540373U CN 201540373 U CN201540373 U CN 201540373U CN 200920244814 CN200920244814 CN 200920244814 CN 200920244814 U CN200920244814 U CN 200920244814U CN 201540373 U CN201540373 U CN 201540373U
Authority
CN
China
Prior art keywords
converter
dsp controller
links
resistable filter
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 200920244814
Other languages
Chinese (zh)
Inventor
严正国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Shiyou University
Original Assignee
Xian Shiyou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Shiyou University filed Critical Xian Shiyou University
Priority to CN 200920244814 priority Critical patent/CN201540373U/en
Application granted granted Critical
Publication of CN201540373U publication Critical patent/CN201540373U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

The utility model relates to a 24 bit dual-channel synchronous data collector, comprising two antialiasing filters. The two antialiasing filters are respectively connected with corresponding 24-bit A/D converter, the two 24-bit A/D converter are connected and both connected to a voltage reference module (5), and connected with the DSP controller (6) through the other output ends, the DSP controller (6) is connected with the USB-UART bridge (7), two signals are delivered to the 24-bit A/D converter through the antialiasing filter. The two A/D converter transmits the data editted by the DSP controller (6) by a USB interface through a USB-UART bridge (7) to an external machine. And the collector has features of simple structure and convenient use.

Description

A kind of 24 binary channels synchronous data collection devices
Technical field
The utility model relates to a kind of data acquisition unit, particularly a kind of 24 binary channels synchronous data collection devices.
Background technology
Data acquisition unit is one of measurement links of most critical in the modern digital testing apparatus, can be divided into single-ended input and difference input according to the input pattern signal difference, can be divided into 8,12,16,24 etc. according to the resolution difference, be divided into isa bus, pci bus, usb bus etc. according to the interface mode difference, be divided into poll formula or synchronous mode sampling work mode according to the number difference of sampling holder or A/D.Different test requests is very different to the requirement of data collector, the many employings of electrical log instrument at present 12 or 16 AD, and it has been difficult to satisfy the requirement of modern high-resolution logging instrumentation to the resolution characteristic of feeble signal.
Summary of the invention
In order to overcome the defective of above-mentioned prior art, the purpose of this utility model is to provide a kind of 24 binary channels synchronous data collection devices, has characteristics simple in structure, easy to use.
In order to achieve the above object, the technical solution of the utility model is achieved in that a kind of 24 binary channels synchronous data collection devices, comprise first frequency overlapped-resistable filter 1 and second frequency overlapped-resistable filter 2, the signal output part of first frequency overlapped-resistable filter 1 and second frequency overlapped-resistable filter 2 links to each other with the input end of the one 24 A/D converter 3 and the 2 24 A/D converter 4 respectively, the serial ports mode of operation selecting side ground connection of the one 24 A/D converter 3 and the 2 24 A/D converter 4, the reference voltage input terminal of the one 24 A/D converter 3 and the 2 24 A/D converter 4 all links to each other with the reference voltage output terminal mouth of voltage reference module 5, the digital output end of the 2 24 A/D converter 4 is connected with the digital input end of the one 24 A/D converter 3, the digital output end of the one 24 A/D converter 3 and the 2 24 A/D converter 4 links to each other with the input end of dsp controller 6, and the output terminal of dsp controller 6 links to each other with the input end of USB-UART bridge 7.
The utility model can accurately be measured faint sinusoidal signal amplitude of the two-way in 1Hz in the electrical log instrument~50kHz frequency range and phase differential, adopts USB interface can export the result easily.
Description of drawings
Accompanying drawing is a structure principle chart of the present utility model.
Embodiment
Below in conjunction with accompanying drawing structural principle of the present utility model and principle of work are described in detail.
With reference to accompanying drawing, a kind of 24 binary channels synchronous data collection devices, comprise first frequency overlapped-resistable filter 1 and second frequency overlapped-resistable filter 2, the signal output part of first frequency overlapped-resistable filter 1 and second frequency overlapped-resistable filter 2 links to each other with the input end of the one 24 A/D converter 3 and the 2 24 A/D converter 4 respectively, the serial ports mode of operation selecting side FORMAT ground connection of the one 24 A/D converter 3 and the 2 24 A/D converter 4, the reference voltage input terminal of the one 24 A/D converter 3 and the 2 24 A/D converter 4 all links to each other with the reference voltage output terminal mouth of voltage reference module 5, the digital output end DOUT of the 2 24 A/D converter 4 is connected with the digital input end DIN of the one 24 A/D converter 3, the numeral output DOUT end of the one 24 A/D converter 3 is connected to the DR0 end of dsp controller 6, / DRDY end is connected to the RFS0 end of dsp controller 6, the SCLK end is connected to the SCLK0 end of dsp controller 6, the SCLK end of the 2 24 A/D converter 4 also is connected to the SCLK0 end of dsp controller 6, and the output terminal of dsp controller 6 links to each other with the input end of USB-UART bridge 7.
Principle of work of the present utility model is: two-way simulating signal input AIN1 and AIN2 are connected to first frequency overlapped-resistable filter 1 and second frequency overlapped-resistable filter 2, two 2 rank Butterworth low-pass filters that frequency overlapped-resistable filter is made up of accurate difference output amplifier OPA1632, cutoff frequency 50kHz, its differential output signal is connected respectively to the one 24 A/D converter 3 and the 2 24 A/D converter 4, two A/D converters are 24 delta-sigma A/D converter ADS1271, adopt the 27MHz crystal oscillator to provide work clock and serial port clock for two A/D converters, the highest sampling rate 105kSPS of A/D, serial communication speed 27Mbps, the mode of operation of A/D can be set to fast mode by jumper wire device, high resolution mode and low-power consumption mode, two-way A/D adopts daisy chain to connect, synchronous working under the control of dsp controller 6, the serial ports mode of operation selecting side FORMAT ground connection of two A/D converters, be that mode of operation is set to 0, the serial line interface working method is SPI.The SPORT0 of dsp controller 6 is configured to the SPI hyperchannel and cushions mode of operation automatically, port number is set to 24, every passage 8 bit data, the last output 48 bit serial data of the daisy chain of the one 24 A/D converter 3 are transferred to dsp controller 6 by SPORT0, be assigned to 6 passages, 24 sampled result of two converters are transferred to dsp controller 6 backs and are divided into 3 16 words preservations respectively at send buffer, and the DSP program is reorganized into two 16 words with 3 16 words and preserves with complement form.Voltage reference 5 provides reference voltage base for two A/D converters, and two A/D converter sampled datas carry out after the formatting through USB-UART bridge 7 sampled data being transferred to external mechanical by USB interface through dsp controllers 6.

Claims (1)

1. one kind 24 binary channels synchronous data collection devices, it is characterized in that, comprise first frequency overlapped-resistable filter (1) and second frequency overlapped-resistable filter (2), the signal output part of first frequency overlapped-resistable filter (1) and second frequency overlapped-resistable filter (2) links to each other with the input end of the one 24 A/D converter (3) and the 2 24 A/D converter (4) respectively, the serial ports mode of operation selecting side ground connection of the one 24 A/D converter (3) and the 2 24 A/D converter (4), the reference voltage input terminal of the one 24 A/D converter (3) and the 2 24 A/D converter (4) all links to each other with the reference voltage output terminal mouth of voltage reference module (5), the digital output end of the 2 24 A/D converter (4) is connected with the digital input end of the one 24 A/D converter (3), the digital output end of the one 24 A/D converter (3) and the 2 24 A/D converter (4) links to each other with the input end of dsp controller (6), and the output terminal of dsp controller (6) links to each other with the input end of USB-UART bridge (7).
CN 200920244814 2009-10-22 2009-10-22 24 bit dual-channel synchronous data collector Expired - Fee Related CN201540373U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200920244814 CN201540373U (en) 2009-10-22 2009-10-22 24 bit dual-channel synchronous data collector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200920244814 CN201540373U (en) 2009-10-22 2009-10-22 24 bit dual-channel synchronous data collector

Publications (1)

Publication Number Publication Date
CN201540373U true CN201540373U (en) 2010-08-04

Family

ID=42591834

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200920244814 Expired - Fee Related CN201540373U (en) 2009-10-22 2009-10-22 24 bit dual-channel synchronous data collector

Country Status (1)

Country Link
CN (1) CN201540373U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102736549A (en) * 2012-05-25 2012-10-17 青岛华特自动化设备有限公司 24-Bit acquisition module
CN103778760A (en) * 2012-10-17 2014-05-07 成都龙冠科技实业有限公司 Wireless data collector based on DSP and FPGA
CN114448456A (en) * 2022-02-16 2022-05-06 山东胜业智控科技有限公司 Double-channel data acquisition unit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102736549A (en) * 2012-05-25 2012-10-17 青岛华特自动化设备有限公司 24-Bit acquisition module
CN103778760A (en) * 2012-10-17 2014-05-07 成都龙冠科技实业有限公司 Wireless data collector based on DSP and FPGA
CN114448456A (en) * 2022-02-16 2022-05-06 山东胜业智控科技有限公司 Double-channel data acquisition unit

Similar Documents

Publication Publication Date Title
CN104730573B (en) The microseismic signals acquisition method and equipment of a kind of HDR
CN102692883B (en) An analog input circuit for engineering-machinery-dedicated controller
CN201540373U (en) 24 bit dual-channel synchronous data collector
CN103413747B (en) Space plasma measurement apparatus
CN203455835U (en) Bus triggering backplate applied to PXI (PCI extension for instrumentation) test platform
CN205506896U (en) Oscilloscope circuit
CN207337108U (en) Multi-path pressure data acquisition circuit and multi-path pressure data acquisition device
CN202420521U (en) General signal conditioning system
CN205176570U (en) Mixed IO data acquisition module of RJ -45 ethernet interface
CN203812008U (en) Analog signal collector
CN104635027A (en) Electronic current transformer data acquisition system
CN204241102U (en) Based on the transformer vibration monitoring verification platform of DDS
CN202975080U (en) A portable signal reference instrument
CN203178378U (en) Electronic transformer digit quantity output calibration device
CN202886003U (en) Intelligent multichannel temperature collection instrument
CN104714127A (en) Track circuit traction current interference resistance testing device based on virtual instrument
CN201583826U (en) ASI analog quantity acquisition module
CN201740627U (en) Electric measurement device for dynamic balance
CN204557139U (en) A kind of data collecting card
CN204214987U (en) Intelligent bottom shielding of bushing leakage current detects debugging apparatus
CN203688649U (en) Industrial three-phase isolation ammeter
CN204145492U (en) Communication cabinet fault checkout gear
CN202502254U (en) Electrical prospecting apparatus
CN202994876U (en) Micro-signal acquisition card
CN202563008U (en) Frequency measurement circuit

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100804

Termination date: 20121022