CN1283335A - Arrangement and method relating to radio communication - Google Patents
Arrangement and method relating to radio communication Download PDFInfo
- Publication number
- CN1283335A CN1283335A CN 98812766 CN98812766A CN1283335A CN 1283335 A CN1283335 A CN 1283335A CN 98812766 CN98812766 CN 98812766 CN 98812766 A CN98812766 A CN 98812766A CN 1283335 A CN1283335 A CN 1283335A
- Authority
- CN
- China
- Prior art keywords
- signal
- filter
- frequency
- filtering
- amplitude
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B15/00—Suppression or limitation of noise or interference
- H04B15/02—Reducing interference from electric apparatus by means located at or near the interfering apparatus
- H04B15/04—Reducing interference from electric apparatus by means located at or near the interfering apparatus the interference being caused by substantially sinusoidal oscillations, e.g. in a receiver or in a tape-recorder
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B2215/00—Reducing interference at the transmission system level
- H04B2215/064—Reduction of clock or synthesizer reference frequency harmonics
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Noise Elimination (AREA)
Abstract
The present invention relates to an arrangement (100) and a method respectively for suppressing clock overtones generated in a receiving arrangement of a radio communication system which receives signals within at least one frequency band and wherein the receiving arrangement comprises a number of oscillators including local oscillators and digital clocking means. The arrangement (100) comprises a phase locking arrangement (20) which includes a number of phase locking means (22; 23) for locking the oscillators in relation to each other so that all clock overtone frequencies become co-located and well defined within the frequency band(s). The arrangement further comprises a filtering arrangement (40) for filtering out said clock overtones, thus producing an output signal (I OUT/40) which is substantially free from clock overtones.
Description
Invention field
The present invention relates to suppress in the receiving equipment of wireless communication system the apparatus and method of clock harmonic wave.
The present invention also relates to a kind of such receiving equipment in the wireless communication system, it is used for being received in signal at least one frequency band and that wherein may produce the clock harmonic wave.
The correlation technique situation
Modern wireless receiver uses analog-and digital-technology usually.Digital signal has specific clock frequency, and digital dock usually produces the harmonic wave as the fundamental frequency multiple, and it is leaked in the receiver.Usually, attempt to shield the sensitive compressible members in the receiving equipment, be subjected to influence of harmonic to prevent them.And, also to shield these sources (for example digital dock).Yet current needs can be made the equipment of high integration, so it is not only to bother but also expensive that huge shielding is provided.And shielding itself has also hindered the manufacturing of the equipment of desirable high integration.
As everyone knows, can frequency of utilization plan and prevent that this harmonic wave from dropping in the bandwidth range of receiving equipment.If operation of receiver is in limited frequency range, then this may be a good solution, but broadband reception equipment if desired, if or same digital block to be multiplexed in the different equipment that is intended for use different frequency, then frequency planning will be inoperative fully.Today, same standard usually is applied to different frequency ranges, numerical portion that advantageously can a multiplexing structure and change its radio frequency part.Owing to be difficult to find one group of oscillator frequency, make the combination of its harmonic wave or harmonic wave do not drop on receiver bandwidth range in when particularly using two frequency ranges (for example 800 and 1500MHz) (if), so at this moment frequency planning also with inoperative.
Brief summary of the invention
So needed is a kind of device that is used for being suppressed at the clock harmonic wave that receiving equipment produced that comprises oscillator and digital dock.Also need a kind of device that allows the high integration of related parts.Moreover, need a kind of be used for being suppressed at wireless communication system as broadband device or operate in the device of the clock harmonic wave that receiving equipment produced on the different frequency ranges.
Also need a kind of device that is used to suppress the clock harmonic wave, it allows the numerical portion at multiplexing this device of different parts that is used for different frequency.
Particularly, need a kind of like this device, it can be when signal strength signal intensity changes fast or suppresses the clock harmonic wave fast during wide variation in amplitude.Particularly, need a kind of like this device, it can handle the quick variation of the signal strength signal intensity that input signal produced of TDMA (time division multiple access) system.
Also need a kind of like this receiving equipment in the wireless communication system, can reach purpose above-mentioned by this equipment, also need the method for the clock harmonic wave in a kind of receiving equipment that suppresses wireless communication system, can reach purpose above-mentioned by this method.
So, a kind of device is provided, it comprises a plurality of phase-locking devices, be used for mutually or lock the oscillator that may produce interfering frequency with respect to reference clock so that all clock harmonic frequency common points be defined in fully in its frequency band.This device also comprises the filter apparatus that is used for the described clock harmonic wave of filtering, so that produce the output signal of eliminating the clock harmonic wave basically.Advantageously, filter apparatus comprises narrow band digital filter.If the variation of signal amplitude is very slow, then filter apparatus advantageously comprises high pass filter or the band stop filter that for example can be applicable to FDMA (frequency division multiple access) system.
In another embodiment, change under the very fast situation in signal amplitude, filter apparatus comprises a plurality of filters, each filter comprises low pass filter or the band pass filter that is used for input signal filtering, and is used for deducting by the signal plus device of the signal of (low pass) filtering from input signal.Input signal is meant the signal of exporting and being input to filter apparatus from phase-locking device here.
This filter comprises a comparison means particularly, and it is used for the absolute value of input signal amplitude and given threshold value are compared, if signal amplitude surpasses given threshold value, then turn-offs filter.If the amplitude of the signal that receives is lower than threshold value, then advantageously stepping forward of (low pass) filter (advanced stepwise).Advantageously, (low pass) filter is a digital filter.In an advantageous embodiments, comparison means moves by using lagged relationship.Like this, can avoid the modulation of in transitional region signal to make filter between the integral mode of operation and maintenance pattern, repeatedly replace.If the changes in amplitude of input signal is very big and/or very fast, then advantageously use band pass filter and signal plus device combined.Particularly, wireless communication system comprises a TDMA connecting system, the shared same frequency of wherein a plurality of users, and each user is assigned with different time slots.
In a specific embodiment, not that absolute value and threshold value with input signal compares, but can provide filter apparatus (high pass filter or band stop filter) separately for each time slot, and provide a time-controlling arrangement, be used for being filter of the signal allocation in each time slot separately, with the output signal that is used for selecting from a filter, that is, select a filter to produce output signal as the work filter.
Particularly, phase-locking device comprises a plurality of phase-locked loops (PLL).In specific embodiment, also supposition: interference signals has been handled by a wireless receiver combined digital signal formerly and has been transformed or has converted to zero frequency.After having suppressed interference signal, useful signal can be transformed into the frequency of wanting.In a specific embodiment, the frequency in the system is selected such that does not need double conversion, does not promptly need the frequency that useful frequency translation is become to want.
In a specific embodiment, this device is implemented with digital private integrated circuit (ASIC).
A kind of receiving equipment that is used to receive the signal at least one frequency range also is provided.Receiving equipment comprises a plurality of oscillators, digital dock device and is used for selective channel and received signal is transformed into the mixer device of base band or intermediate frequency under traditional situation.According to the present invention, receiving equipment comprises a plurality of phase-locking devices, and phase-locked loop (PLL) is used to make oscillation device and digital dock device to lock mutually specifically so that the interfering frequency common point of all generations be defined in the frequency band range fully.A filter apparatus (narrow band filter specifically) is used to the filtering interfering frequency.
In specific embodiment, receiving equipment is used in tdma system, and the shared same frequency of wherein a plurality of users is distributed a time slot for each user on this frequency.This may cause the sizable variation of signal amplitude when a time slot forwards another time slot to, and in order to handle this specific situation, or more generally, signal amplitude apace or situation about changing on a large scale, then filter apparatus comprises band pass filter, or low pass filter (if signal has been transformed into zero-frequency) specifically, so that the signal that filtering receives, this signal is input to filter apparatus after the locking mutually in frequency.Filter apparatus also comprises the signal plus device, is used for deducting from input signal the signal of filtering.Again particularly, filter comprises comparison means, be used for the absolute value of input signal amplitude and given threshold value are compared, and if signal amplitude surpass given threshold value, then filter is activated.If the amplitude of received signal is lower than threshold value, then band pass filter (or low pass filter) stepping forward.Alternatively, device as for the inhibition clock harmonic wave that relates to above, a plurality of band resistances or high pass filter can be provided, a control device also is provided, so that base carries out time control and by the clock enable signal one of filter apparatus is chosen as the filter operating device when using one, and use signal from filter operating as dateout.
Also disclosed a kind of method that suppresses the clock harmonic wave that produced in the receiving equipment of wireless communication system, may further comprise the steps: all oscillation devices and the digital dock that may produce interfering frequency are locked mutually, or they are locked onto on the predetermined reference clock, thereby make these frequency common points be defined in the frequency band range fully, and use that filter apparatus comes filtering this coexistence with the interfering frequency of qualification fully.Particularly, the method have been applied in TDMA connecting system for example, its amplitude is apace or under the situation of the signal that changes on a large scale.Then, extract absolute value reception and signal selection.In comparison means, signal (that is, the absolute value of its amplitude) that receives and given threshold value are compared, if signal amplitude is lower than given threshold value, the then logical or low pass filter stepping forward of band, otherwise numerical value remains unchanged.Then, signal is transmitted by filter, and the signal that deducts filtering from input or the signal that receives, so that output signal to be provided, it is the difference between the signal of input signal and filtering.As previously mentioned, can the usage threshold value, and provide a plurality of filter apparatus, and each filter apparatus for example is used for the signal of a specific time slot, and in this case, filter comprises band stop filter (high pass filter).
The accompanying drawing summary
To further describe the present invention in unrestriced mode and with reference to accompanying drawing below, wherein:
Fig. 1 has shown the filter apparatus according to the simplification of the first embodiment of the present invention, and wherein the amplitude of input signal changes at a slow speed,
Fig. 2 a has shown the fast-changing input signal of signal strength signal intensity,
Fig. 2 b has shown when the equipment that uses according to the embodiment of Fig. 1 the output signal for the input signal of Fig. 2 a,
Fig. 3 has shown another embodiment that is used for the filter apparatus of the fast-changing input signal of signal strength signal intensity according to of the present invention,
Fig. 4 has shown an embodiment who is similar to Fig. 3, has wherein realized automatic gain control,
Fig. 5 has shown the example of phase-locked loop (PLL),
Fig. 6 has shown the phase-locking device that comprises two phase-locked loops according to of the present invention,
Fig. 7 has shown another embodiment of the filter apparatus that uses a plurality of filters, and each filter is used for a time slot of tdma system, and
Fig. 8 is the simplified flow chart of relevant inhibition clock harmonic wave according to one embodiment of the present of invention.
Preferred embodiment is described
According to the present invention, all oscillators (promptly such as local oscillator and the such all oscillation devices of digital dock) are phase-locked by using PLL:s (further discussing with reference to Fig. 5 and 6) to carry out, thereby make all potential interfering frequencies be limited in the frequency band range.Interfering frequency by using filter (for example narrow band digital filter) by filtering.If this device is used in a kind of like this system, wherein the variation of signal amplitude is relatively slow, for example in FDMA (frequency division multiple access) system, then can use high pass filter (or more generally being band stop filter) in the case.
Yet, if signal amplitude changes more quickly, for example be the input signal in the tdma system, use band pass filter (or low pass filter) specifically, and extract the input signal of filtering and the difference between the input signal.Schematically shown such filter apparatus 30 on Fig. 1.Input signal I from phase-locked equipment (that is, the frequency of oscillator and digital dock is locked mutually, the frequency of feasible energy filtering interfering) reception
IN 30In logical (low pass) filter 33 of band, carry out filtering.In adding device 34, from input signal I
IN 30In deduct the signal I of filtering
f 30Yet, in this filter apparatus 30, a threshold value is arranged to such height, so that filter 33 is always worked.Below, suppose that interference signal is transformed into zero frequency by previous wireless receiver combined digital signal processing.As what before mentioned in this application, this in no case can have restrictive influence for the applicability of notion of the present invention, because after suppressing interfering frequency, useful signal can be transformed into needed frequency.In a specific embodiment, employed frequency is selected like this in the system, so that do not need these useful signals of conversion.DC (direct current) component in order to suppress received signal can use the high pass filter with limiting frequency (threshold frequency), and this frequency is low like this, so that can not influence useful signal (if signal strength signal intensity changes) significantly very slowly.Limiting frequency simultaneously must be enough high, to suppress undesired frequency component.
Usually, three kinds of different situations can be arranged.Under first kind of situation, to have discussed as top, interfering frequency has been zero frequency (and frequency of useful signal).So, use low pass filter, and from useful signal, deduct interference signals.
Under second kind of situation, the centre frequency of useful signal is not zero, then carries out frequency conversion so that interfering frequency is transformed into zero.Then, can use low pass filter discussed above, but when interfering frequency was deducted, signal must be transformed into zero frequency,
At last, the center of useful frequency can be near zero rather than interfering frequency.So, use band pass filter, to draw interfering frequency.From signal, deduct interfering frequency in any mode easily then.
In tdma system, the variation of the received signal between different users can change very big.This means that when the change that occurs from strong signal to weak signal, remaining disequilibrium of the signal of improving oneself will have little time to fade away before weak signal receives beginning.This makes the reception of weak signal become very poor, or even may not.Further describe this point with reference to Fig. 2 a and 2b below.If the signal in a time slot (each user is assigned with a specific time slot) is very strong, and the signal of other time slot is very weak, has schematically shown this point on Fig. 2 a, this figure is a reduced graph, has shown input signal I
IN 30It comprises a tdma frame that has three time slots ( time slot 1,2,3) of each carrier frequency, and the signal of time slot 1 is very strong.The signal I of low-pass filtering
f 30So will be shown in Fig. 2 b.Remaining disequilibrium from the signal of time slot 1 will be disturbed time slot 2, if its level is not to be significantly less than noise floor.By turn-offing filter, will stop remaining interference so that it can be too not high for strong signal.For example, if use threshold value than the high 20dB of noise level, and signal is suppressed 30dB in filter, and then interference signal will be eliminated, and " hangover " will approximately hang down 10dB than noise level, so it will not disturb weak signal, for example the signal of time slot 2.
On Fig. 3, shown the device that is used to suppress low-frequency signal components.Provided input signal I
IN 40(from phase-locking device), for example tdma system has a fast-changing input signal on the amplitude.Device 41 is provided, has been used to extract input signal I
IN 40The absolute value of amplitude.Input signal is real number or plural.If input signal is a complex signal, the approximation of absolute value synthetic by to the absolute value of quadrature component then
And provide.In comparison means 42, absolute value and given threshold T HR are compared.If the absolute value of signal is lower than threshold value, then low pass filter 43 stepping forward, and if absolute value greater than threshold value, then keep previous value.In adding device 44, from input signal I
IN 40In deduct the signal I of low-pass filtering
LP 40Thereby, provided output signal I
OUT 40Only just influenced when total amplitude is very little from the signal of low pass filter 43 output, so a long time constant can be used in such filter, can prevent that still strong input signal from causing any residual in the filter.
In advantageous embodiments, comparison means 42 uses lagged relationship.In transitional region, so the phenomenon that the modulation of signal makes filter repeatedly replace between integration state and hold mode is prevented.
The bandwidth of low pass filter is selected to enough little, so that have only insignificant influence for useful signal, but this bandwidth must be enough to suppress interference signal, because the phase noise of the oscillator in the system, this interference signal may have certain bandwidth.
In the equipment of Fig. 3, suppose that interference signal has the feature of leakage signal usually, it is very little compared with the available bandwidth of signal.
On Fig. 4, shown the filter apparatus 50 that is similar to Fig. 3, but added automatic gain control (AGC) therein.
Usually, be difficult to find such one group of oscillator frequency, the combination of its harmonic wave or harmonic wave can not fall in the bandwidth range of receiver.A kind of concrete situation is when considering 800 and situation about taking place during the 1500MHz frequency range simultaneously.Suppose the channel spacing of 25kHz, for example, with reference to PDC-standard (Pacific Ocean digital cellular) communication system.If use the sample frequency (it is the multiple of 25kHz) of 4.2MHz, just always be downconverted to zero frequency from the harmonic wave of sampling clock.If it also is the multiple of 25kHz that local oscillator and transmission oscillator are locked into, then all just are downconverted to zero frequency by the frequency that mixing obtains.By having the high pass filter of low cut-off frequency, just can suppress this component.If sampling clock and local oscillator all use same reference, then filter can have the cut-off frequency of only being determined by the width of leakage signal or interference signal.Yet, if the reference frequency of first local oscillator and sample frequency from different sources, need the bandwidth of non-zero.According to the present invention, can use recursion filter (certainly, also can use the filter of other type), its cut-off frequency can be enough low, so that the signal of wanting does not produce any phase shift.If system is based on TDMA's, as mentioned above, very big signal amplitude difference can be arranged between adjacent time slot, to use in plan under the situation of DC inhibition, disturb signal output thereby when strong signal switches to the weak signal that approaches sensitivity level, will cause from the remnants influence of any defective the signal distributions on the I/Q plane.In embodiment as shown in Figure 4, added automatic gain control, the DC level that this also can change in filter.In this case, filter apparatus 50 also comprises device 51, comparison means 52 and low pass filter 53 and the adding device 54 of the absolute value that is used to extract signal, takes out at input signal I among the latter
IN 50Signal I with low-pass filtering
LP 50Between difference.If the absolute value of signal level is lower than certain threshold value, then 53 of low pass filters forward signal.Signal does not produce remnants in filter like this, by force.If automatic gain control is (not being maximum gain) of working, then in this specific embodiment, do not use filter fully, and use switch 55,56, can " connect/turn-off " filter by these switches.Basically corresponding to the embodiment of Fig. 3, it only plans to show this embodiment: can implement AGC, and AGC can produce the additional interference that must be carried out processing.If use gain controlling (AGC), for example, if the gain Be Controlled this often means that signal is quite strong, then filter function may must be turn-offed by switch as described above.
On Fig. 5, schematically shown the block diagram of phase-locked loop (PLL) 10, in phase-locking device, can implement a plurality of phase-locked loop plls: s, as described above.The signal I of base when providing (reference frequency)
REFQuilt is divided by factor N in frequency divider 12.Has frequency f
OUTVCO signal (blocked) in frequency divider 13 by divided by factor M.The output signal that phase discriminator 14 provides, its pulse duration is proportional to the phase difference between signals of two frequency divisions.Then, signal is filtered in loop filter 15, and is fed back to VCO as control signal, so that minimize from signal errors loop filter, that be proportional to phase error.Output signal f
OUTSo have and input signal I
REFFixing relation, i.e. f
OUT/ M=I
REF 10/ N.By changing M and N, f
OUTBut Be Controlled, and be used to for example set channel.Yet this PLL10 is the simple example of operable PLL.Can certainly use the PLL:s of many other kinds.
On Fig. 6, shown according to equipment 100 of the present invention, it comprises locking device 20, this equipment has two phase-locking devices 22 and 23, be used for respect to reference oscillator 21 locking oscillation device and digital dock devices and make between them locking mutually, and also comprise the filter apparatus 40 that discloses as Fig. 3.Reference oscillator 21 produces the output signal I with reference frequency
REF 20By setting f
23=f
RXCarry out channel and select, wherein f
23Be the frequency of local oscillator 23, and f
RXBe input signal I
RXFrequency.Then, signal will be down-converted to zero frequency in frequency mixer 25.RF filter 24 will be realized with traditional form in receiving equipment.△ f is the input signal I divided by 2
RXBandwidth.For certain channel, f
RX-△ f＜kxf
22＜f
RX+ △ f.The simplest situation is kxf
22=f
RX(=f
23).Interference signal with this frequency is a zero frequency by mixing with by frequency conversion also.If PLL1 22 is not locked into the reference frequency identical with PLL2 23, then kxf
22Be similar to f
RX, its tolerance is several ppm (typically being about 100).By using according to locking process of the present invention, f
22And f
23To be locked mutually, so that can use the filter apparatus of describing with reference to Fig. 3 40 to carry out filtering.So, no longer need to illustrate filtering here.
Yet, should be understood that receiving equipment generally includes several filters, frequency mixer, amplifier or the like, but no longer discuss here, because supposition those skilled in the art for how making up receiving equipment know.
On Fig. 7, shown another embodiment of filter apparatus 60.Suppose that all oscillators are locked by mutual (perhaps being directed to reference frequency) with any form easily, for example, Fig. 6 discusses as reference.This equipment can be applicable in the system based on TDMA the receiving equipment of (or more generally, input signal on amplitude in the system very remarkable or that change apace).Yet in this case, suppose that it is to use the system based on TDMA in GSM, wherein 8 shared same frequencies of user are distributed a time slot for each user.For example, in ADC or PDC (north American digital cellular or Pacific Ocean digital cellular) communication system, not 8 time slots in tdma frame, but 3 time slots are arranged.In equipment 60, a high pass (or band resistance) filter 61-68 is arranged for each time slots of 8 time slots.In this case, do not need to set threshold value, but base is controlled service time in control device 69A.By controlling the clock speed among each filter 61-68, might make each filter only be directed to respectively at a specific signal that distributes in the time slot.By control device 69A, one of these filters are allowed to or are selected to and can work, and in the embodiment of explanation, it is second filter apparatus 62.Provide signal I from multiplexer 69B from selecteed filter 62
OUT 62As dateout.In order to make this equipment work, suppose that the boundary of time slot can be predicted with enough precision.Shown 8 filter apparatus on Fig. 7, corresponding to employed 8 time slots in gsm system, this provides as just the example that is used to illustrate.
The input signal I that receiving equipment 60 receives
IN 60Be the signal of locking device output, just as disclosed in Figure 6.
On Fig. 8, schematically shown and a flow chart that specific embodiment is relevant.First step, all oscillators and digital dock are mutually or with respect to reference to (this is meant also that in fact they are locked mutually) and locked (110)." all " are meant all oscillator/digital dock that may produce interfering frequency or clock harmonic wave here.Just carefully do not described as for locking, because it can be finished in a different manner.Important notion is, locking is actually by using PLL:s to provide, rather than at the hitherto known free-running oscillator that is used for the equipment of same purpose, because it can not realize any filtering to interfering frequency.Then, according to the present invention, carry out filtering by using any equipment described herein.Like this, in filter apparatus, receive locked signal (120).In one embodiment, as by this flowchart text, used predetermined threshold value.The absolute value of signal calculated amplitude (130) then as discussing front among the application, after this, in comparison means, compares (140) to the absolute value of signal amplitude and given threshold value.If the absolute value of amplitude surpasses threshold value (150), then keep filter value (160).On the other hand, if the absolute value of signal amplitude is lower than threshold value, then filter stepping forward (151).Then, signal passes through low pass filter (170), and is provided to adding device, therein, deducts the signal (180) of low-pass filtering from the signal that receives.Then, export the signal (190) that obtains like this.Certainly, as what mention previously in asking in the basis, more generally be to use band pass filter at this.
Should be understood that the present invention is not limited to illustrated embodiment, it can be changed in the scope of appended claims in many ways.Particularly, can be combined with different phase-locked equipment different filter apparatus, so that the filtering interfering frequency.
Claims (22)
1. be used for being suppressed at the device of the clock harmonic wave that receiving equipment produced of the wireless communication system that is used to receive the signal at least one frequency range, described receiving equipment comprises a plurality of oscillators that wherein comprise local oscillator and digital dock, it is characterized in that,
It comprises phase-locked equipment, wherein comprises a plurality of phase-locking devices (10; 20), be used to make oscillator to lock mutually so that all clock harmonic frequency common points be defined in the frequency band range fully, and comprise filter apparatus (30; 40; 50; 60), be used for the described clock harmonic wave of filtering, thereby produce the output signal I that eliminates the clock harmonic wave basically
OUT 40, I
OUT 50, I
OUT 62
2. according to the device of claim 1, it is characterized in that,
The variation of received signal amplitude is very slow, and filter apparatus (30; 40; 50; 60) comprise at least one band stop filter or high pass filter.
3. according to the device of claim 1, it is characterized in that,
The variation of received signal amplitude is very fast, and filter apparatus comprises a plurality of filter apparatus, and its each filter apparatus comprises band pass filter or the low pass filter (33 that at least one is used for the filtering received signal; 43; 53), and the signal plus device (34 that is used for deducting filtered signal from received signal; 44; 54).
4. according to the device of claim 3, it is characterized in that,
Filter comprises comparison means (42; 52), be used for the absolute value of received signal amplitude and given threshold value (THR) are compared, and if signal amplitude surpass given threshold value, then turn-off filter.
5. according to the device of claim 4, it is characterized in that,
If the amplitude of the signal that receives is lower than threshold value, then band pass filter or low pass filter (33 specifically; 43; 53) stepping forward.
6. according to each device among the claim 2-5, it is characterized in that,
Filter comprises digital filter.
7. according to each device among the claim 4-6, it is characterized in that,
Comparison means (42; 52) by using lagged relationship to move.
8. according to each device among the claim 3-7, it is characterized in that,
The amplitude of received signal changes significantly and/or soon.
9. according to the device of claim 8, it is characterized in that,
Wireless communication system comprises the TDMA connecting system, the shared same frequency of wherein a plurality of users, and each user is assigned with different time slots.
10. according to the device of claim 3, it is characterized in that,
Wireless communication system comprises the TDMA connecting system, the shared same frequency of wherein a plurality of users, each user is assigned with different time slots, and provide filter apparatus (61 separately for each time slot,, 68), and time-controlling arrangement (69A) is provided, be used for being respectively filter of signal allocation of each time slot and be used for selecting output signal (I from this filter (62) by starting a filter (62)
OUT 62).
11. the device of each that requires according to aforesaid right is characterized in that,
Each phase-locking device comprises a plurality of phase-locked loops (PLL), and local oscillator comprises voltage controlled oscillator (VCO).
12. according to claim 9,10 or 11 device, it is characterized in that,
It also comprises converter plant, is used for the frequency down conversion of the signal that receives is become zero frequency.
13. the device according to claim 2 is characterized in that,
Wireless communication system comprises CDMA or FDMA connecting system.
14. the device of each that requires according to aforesaid right is characterized in that,
It is realized with digital private integrated circuit (ASIC).
15. the device of each that requires according to aforesaid right is characterized in that,
Second converter plant is provided, has been used for output signal is transformed into the frequency of wanting.
16. be used to be received in the receiving equipment of the signal at least one frequency range in the wireless communication system, comprise oscillation device, digital dock device and be used for selective channel and the mixer device that the selected signal transformation that receives is become base band or intermediate frequency, it is characterized in that,
It comprises a plurality of phase-locking devices (10; 20), be used for oscillation device and digital dock device are locked mutually, so that the interfering frequency of all generations coexistence and being limited fully, and also comprise filter apparatus (30; 40; 50; 60), be used for the frequency of filtering interfering.
17. the receiving equipment according to claim 16 is characterized in that,
The shared same frequency of a plurality of users, for each user (TDMA) distributes a time slot, thereby during from a time slot to another time slot, signal amplitude may change significantly, and filter apparatus comprises at least one band pass filter, particularly low pass filter (33; 43; 53), be used for the signal that filtering receives, also comprise signal plus device (34; 44; 54), be used for deducting the signal of filtering from the signal that receives.
18. the receiving equipment according to claim 17 is characterized in that,
Filter comprises comparison means (42; 52), be used for the absolute value of the signal amplitude that receives and given threshold value are compared, and if signal amplitude above given threshold value, then turn-off filter.
19. the receiving equipment according to claim 18 is characterized in that,
If the amplitude of received signal is lower than threshold value, then low pass filter stepping forward.
Suppress method 20. be used for receiving equipment at the wireless communication system that comprises a plurality of receiving equipments, it is characterized in that by oscillation device or the clock harmonic wave that digital dock produced,
It may further comprise the steps:
The all oscillation devices and the digital dock that allow to produce the frequency of interference lock mutually, or they are locked onto on the predetermined reference clock, so that these frequencies coexistences and being defined fully,
Use filter apparatus (30; 40; 50; 60) interfering frequency of coming the filtering coexistence and limiting fully.
21. according to the method for claim 20, wherein use tdma system, a plurality of users are assigned with the different time slot with same frequency band (carrier frequency), it is characterized in that,
It may further comprise the steps:
Extract absolute value reception and signal selection,
Signal that receives and given threshold value are compared,
If signal amplitude is lower than given threshold value, then make the logical or low pass filter (33 of band; 43; 53) stepping forward, otherwise, keep this numerical value,
This signal of filtering,
From input signal, deduct the signal of filtering, thereby output signal is provided.
22. according to the method for claim 20, this method is used in tdma system, wherein a plurality of users are assigned with the different time slot with same frequency band, it is characterized in that it may further comprise the steps:
In filter apparatus, distribute a high pass or band stop filter (61 ..., 68) and to each time slot,
These filters are carried out clock control, so that each filter only works to the signal in its institute's distributed time slot,
Make the work of one of filter by use control device (69A),
Provide output signal (I from filter operating
OUT 62).
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE9703944A SE9703944L (en) | 1997-10-29 | 1997-10-29 | Radio communication device and method |
| SE9703944-0 | 1997-10-29 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1283335A true CN1283335A (en) | 2001-02-07 |
Family
ID=20408782
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 98812766 Pending CN1283335A (en) | 1997-10-29 | 1998-10-27 | Arrangement and method relating to radio communication |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP1032979A2 (en) |
| JP (1) | JP2001522158A (en) |
| CN (1) | CN1283335A (en) |
| AU (1) | AU9771498A (en) |
| SE (1) | SE9703944L (en) |
| WO (1) | WO1999022456A2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104115425A (en) * | 2011-11-30 | 2014-10-22 | 瑞典爱立信有限公司 | Technique for crosstalk reduction |
| CN105306080A (en) * | 2015-11-30 | 2016-02-03 | 上海航天测控通信研究所 | X-band satellite-borne phase-locked receiver |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7024221B2 (en) | 2001-01-12 | 2006-04-04 | Silicon Laboratories Inc. | Notch filter for DC offset reduction in radio-frequency apparatus and associated methods |
| US6970717B2 (en) * | 2001-01-12 | 2005-11-29 | Silicon Laboratories Inc. | Digital architecture for radio-frequency apparatus and associated methods |
| US6804497B2 (en) | 2001-01-12 | 2004-10-12 | Silicon Laboratories, Inc. | Partitioned radio-frequency apparatus and associated methods |
| WO2002056488A2 (en) * | 2001-01-12 | 2002-07-18 | Silicon Lab Inc | Digital interface in radio-frequency apparatus and associated methods |
| US7035611B2 (en) | 2001-01-12 | 2006-04-25 | Silicon Laboratories Inc. | Apparatus and method for front-end circuitry in radio-frequency apparatus |
| US7031683B2 (en) | 2001-01-12 | 2006-04-18 | Silicon Laboratories Inc. | Apparatus and methods for calibrating signal-processing circuitry |
| US7138858B2 (en) | 2001-01-12 | 2006-11-21 | Silicon Laboratories, Inc. | Apparatus and methods for output buffer circuitry with constant output power in radio-frequency circuitry |
| US7158574B2 (en) | 2001-01-12 | 2007-01-02 | Silicon Laboratories Inc. | Digital interface in radio-frequency apparatus and associated methods |
| US7177610B2 (en) | 2001-01-12 | 2007-02-13 | Silicon Laboratories Inc. | Calibrated low-noise current and voltage references and associated methods |
| KR101031735B1 (en) | 2002-03-15 | 2011-04-29 | 실리콘 래버래토리즈 인코포레이티드 | Radio-frequency apparatus and associated methods |
| EP1675286A1 (en) * | 2004-12-22 | 2006-06-28 | Siemens Aktiengesellschaft | Interference rejection in a receiver |
| US8489040B2 (en) | 2010-02-18 | 2013-07-16 | Telefonaktiebolaget L M Ericsson (Publ) | Double clipped RF clock generation with spurious tone cancellation |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1995031860A1 (en) * | 1993-09-13 | 1995-11-23 | Analog Devices, Inc. | Digital-to-digital conversion using nonuniform sample rates |
-
1997
- 1997-10-29 SE SE9703944A patent/SE9703944L/en not_active Application Discontinuation
-
1998
- 1998-10-27 CN CN 98812766 patent/CN1283335A/en active Pending
- 1998-10-27 EP EP98951878A patent/EP1032979A2/en not_active Withdrawn
- 1998-10-27 JP JP2000518451A patent/JP2001522158A/en not_active Withdrawn
- 1998-10-27 WO PCT/SE1998/001935 patent/WO1999022456A2/en not_active Application Discontinuation
- 1998-10-27 AU AU97714/98A patent/AU9771498A/en not_active Abandoned
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104115425A (en) * | 2011-11-30 | 2014-10-22 | 瑞典爱立信有限公司 | Technique for crosstalk reduction |
| US9614702B2 (en) | 2011-11-30 | 2017-04-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Technique for crosstalk reduction |
| US9893913B2 (en) | 2011-11-30 | 2018-02-13 | Telefonaktiebolaget Lm Ericsson (Publ) | Technique for crosstalk reduction |
| CN104115425B (en) * | 2011-11-30 | 2018-11-20 | 瑞典爱立信有限公司 | Crosstalk reduces technology |
| US10484214B2 (en) | 2011-11-30 | 2019-11-19 | Telefonaktiebolaget Lm Ericsson (Publ) | Technique for crosstalk reduction |
| US10904047B2 (en) | 2011-11-30 | 2021-01-26 | Telefonaktiebolaget Lm Ericsson (Publ) | Technique for crosstalk reduction |
| CN105306080A (en) * | 2015-11-30 | 2016-02-03 | 上海航天测控通信研究所 | X-band satellite-borne phase-locked receiver |
| CN105306080B (en) * | 2015-11-30 | 2017-08-25 | 上海航天测控通信研究所 | A kind of spaceborne phase-locked receive of X frequency ranges |
Also Published As
| Publication number | Publication date |
|---|---|
| SE9703944L (en) | 1999-04-30 |
| JP2001522158A (en) | 2001-11-13 |
| SE9703944D0 (en) | 1997-10-29 |
| WO1999022456A3 (en) | 1999-07-15 |
| WO1999022456A2 (en) | 1999-05-06 |
| EP1032979A2 (en) | 2000-09-06 |
| AU9771498A (en) | 1999-05-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7194050B2 (en) | Reducing narrowband interference in a wideband signal | |
| CN1283335A (en) | Arrangement and method relating to radio communication | |
| EP2258048B1 (en) | Dynamic reference frequency for fractional-n phase-locked loop | |
| DE69534121T2 (en) | DUAL-MODE SATELLITE / CELLULAR TELEPHONE WITH A FREQUENCY SYNTHETIZER | |
| US6714263B2 (en) | Multiple conversion tuner | |
| DE60307963T2 (en) | Linearization technique for phase locked loops using a differential charge pump circuit | |
| CN1574609A (en) | Multiple conversion tuner | |
| EP1170874A1 (en) | Receiver, especially for mobile communications | |
| DE102008045042B4 (en) | Loop system | |
| DE69928643T2 (en) | AFC DEVICE AND METHOD FOR CONTROLLING THE RECEPTION FREQUENCY IN A DUAL MODE DEVICE | |
| US20030050030A1 (en) | Generation of a phase locked loop output signal having reduced spurious spectral components | |
| US4977613A (en) | Fine tuning frequency synthesizer with feedback loop for frequency control systems | |
| JP2009524322A (en) | Frequency generation circuit | |
| US20070287401A1 (en) | Frequency offset correction in receivers having non-ideal synthesizer channel spacing | |
| US7567132B2 (en) | Synthesizer | |
| CA1151328A (en) | Aft arrangement for a phase locked loop tuning system | |
| WO1998026576A2 (en) | Catv apparatus for tuning channels | |
| EP0660507A1 (en) | Local oscillator | |
| US20040023625A1 (en) | Frequency synthesizer and a method for synthesizing a frequency | |
| US20020070768A1 (en) | High performance microwave synthesizer using multiple-modulator fractional-N divider | |
| DE602004007010T2 (en) | PROVISION OF LOCAL OSCILLATOR SIGNALS | |
| JP4599224B2 (en) | Communication device | |
| KR101865324B1 (en) | Frequency synthesizing apparatus for identification friend or foe | |
| KR101865323B1 (en) | Frequency synthesizing method for identification friend or foe | |
| KR100712677B1 (en) | Spur reduction method with a plurality of local oscillator frequency and transceiver using the spur reduction method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |