CN1192486C - 一种缩短循环码纠错译码算法的集成电路实现方法及电路 - Google Patents
一种缩短循环码纠错译码算法的集成电路实现方法及电路 Download PDFInfo
- Publication number
- CN1192486C CN1192486C CNB011332921A CN01133292A CN1192486C CN 1192486 C CN1192486 C CN 1192486C CN B011332921 A CNB011332921 A CN B011332921A CN 01133292 A CN01133292 A CN 01133292A CN 1192486 C CN1192486 C CN 1192486C
- Authority
- CN
- China
- Prior art keywords
- syndrome
- circuit
- xor
- unit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Error Detection And Correction (AREA)
Abstract
Description
实现方案 | 速度上的对比 | 资源耗费上的对比 | ||||
计算Sj | 计算δ(x) | 错误定位 | 计算Sj | 计算δ(x) | 错误定位 | |
方案一 | n | 2mt | mk | 39 reg | 39t reg | 39 reg |
方案二 | n | 2 | k | 39 reg | 13*8192+8192ROM | 39 reg |
本发明方案 | n | 0 | k | 39 reg | 0 | 39 reg |
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011332921A CN1192486C (zh) | 2001-09-27 | 2001-09-27 | 一种缩短循环码纠错译码算法的集成电路实现方法及电路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011332921A CN1192486C (zh) | 2001-09-27 | 2001-09-27 | 一种缩短循环码纠错译码算法的集成电路实现方法及电路 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1411151A CN1411151A (zh) | 2003-04-16 |
CN1192486C true CN1192486C (zh) | 2005-03-09 |
Family
ID=4671679
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB011332921A Expired - Fee Related CN1192486C (zh) | 2001-09-27 | 2001-09-27 | 一种缩短循环码纠错译码算法的集成电路实现方法及电路 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1192486C (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100392986C (zh) * | 2003-12-15 | 2008-06-04 | 联发科技股份有限公司 | 交叉循环码的编码方法与装置 |
CN100440738C (zh) * | 2005-12-16 | 2008-12-03 | 北京中星微电子有限公司 | BCH编码中Galois扩域运算的快速实现方法 |
JP4152410B2 (ja) * | 2005-12-20 | 2008-09-17 | Necエレクトロニクス株式会社 | 演算回路 |
CN101068113B (zh) * | 2007-06-21 | 2011-06-15 | 炬力集成电路设计有限公司 | 用于并行bch编码的电路、编码器和装置 |
CN103138770B (zh) * | 2010-01-12 | 2016-09-28 | 北京忆恒创源科技有限公司 | 有限域平方计算电路 |
CN103346805B (zh) * | 2013-05-31 | 2016-12-28 | 中国科学院自动化研究所 | 一种长bch码的译码***及方法 |
CN112436842B (zh) * | 2021-01-27 | 2021-05-14 | 睿迪纳(南京)电子科技有限公司 | 一种基于分数折叠的信号处理器件的实现方法 |
-
2001
- 2001-09-27 CN CNB011332921A patent/CN1192486C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN1411151A (zh) | 2003-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104025459B (zh) | 译码处理方法及译码器 | |
CN101478314B (zh) | 一种里德-所罗门编码译码器及其译码的方法 | |
CN101309086A (zh) | 里德-所罗门码级联反馈***卷积码的***的译码方法 | |
EP3639374B1 (en) | Low latency polar coding and decoding by merging of stages of the polar code graph | |
CN1366739A (zh) | 被快速(Turbo)编码了的代码序列的译码方法及译码装置 | |
CN101777926B (zh) | 一种Turbo乘积码的通用译码器及其方法 | |
CN1181664A (zh) | 用于里德-索罗门译码器的有限域乘法器 | |
CN103199873B (zh) | 两级分块crc运算的快速配置方法 | |
CN107204782B (zh) | 一种bch译码器及生成该译码器的编译器的实现方法 | |
CN101373978B (zh) | 一种Turbo码译码方法以及装置 | |
CN101371448B (zh) | 快速编码和解码方法及相关设备 | |
CN1192486C (zh) | 一种缩短循环码纠错译码算法的集成电路实现方法及电路 | |
CN106708654A (zh) | 一种用于NANDflash的BCH纠错码的电路结构 | |
Truong et al. | Algebraic decoding of (103, 52, 19) and (113, 57, 15) quadratic residue codes | |
CN1636324A (zh) | 纠错解码器的钱搜索单元 | |
Jun et al. | Optimized design for high-speed parallel BCH encoder | |
CN106656216A (zh) | 一种针对Turbo乘积码的修正的软入软出译码方法 | |
Xueqiang et al. | A high-speed two-cell BCH decoder for error correcting in MLC nor flash memories | |
CN100417031C (zh) | 宽带无线接入***中里德索洛门卷积级联码的实现方法 | |
CN1155161C (zh) | 用于特博码的解码器及其解码方法 | |
CN114421976B (zh) | 基于概率计算的tpc迭代译码方法及译码器 | |
CN1182657C (zh) | 用于降低乘积码译码所需存储量和复杂度的方法 | |
CN100581089C (zh) | TD-SCDMA***中的Woven卷积码纠错编、译码器 | |
US10067821B2 (en) | Apparatus and method for cyclic redundancy check | |
US7561641B2 (en) | Method of Viterbi decoding with reduced butterfly operation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SHENZHEN CITY HAISI SEMICONDUCTOR CO., LTD. Free format text: FORMER OWNER: HUAWEI TECHNOLOGY CO., LTD. Effective date: 20091023 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20091023 Address after: HUAWEI electric production center, Bantian HUAWEI base, Longgang District, Shenzhen Patentee after: Haisi Semiconductor Co., Ltd., Shenzhen Address before: HUAWEI Service Center building, 1 FA FA Road, Nanshan District science and Technology Park, Shenzhen, Guangdong Patentee before: Huawei Technologies Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20050309 Termination date: 20150927 |
|
EXPY | Termination of patent right or utility model |