CN1181539A - Detection method for system host board and input/output system - Google Patents
Detection method for system host board and input/output system Download PDFInfo
- Publication number
- CN1181539A CN1181539A CN 96120653 CN96120653A CN1181539A CN 1181539 A CN1181539 A CN 1181539A CN 96120653 CN96120653 CN 96120653 CN 96120653 A CN96120653 A CN 96120653A CN 1181539 A CN1181539 A CN 1181539A
- Authority
- CN
- China
- Prior art keywords
- host board
- system host
- external computer
- bios
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Testing Or Calibration Of Command Recording Devices (AREA)
Abstract
A method for testing systematic mother board and I/O system features that the systematic mother board to be tested is connected to an external computer. On testing basic I/O system, its object code is stored in the external computer and a memory card in whichtest program is stored is inserted the slot of the mother board to be tested. The object code is transferred to memory of system mother board by the external computer. On testing the systematic mother board, the test program is transferred to system mother board by the external computer.
Description
The present invention relates to a kind of system host board and input-output system (BA-SIC INPUT/OUTPUT SYSTEM is to call BIOS in the following text) detection method, particularly relate to a kind of simple and efficient height, and low system host board and the BIOS detection method of cost.
General computer system detection method comprises the steps:
One, the CPU (Central ProcessingUnit, CPU (central processing unit)) of system host board to be measured is inserted on the control module socket that stores trace routine.
Two, the socket with this control module is plugged on the socket of system host board for the CPU plant.
Three, start this control module this system host board is carried out testing.
As from the foregoing, detection method in the past can only be used the CPU below a speed, and the speed of CPU is changing always, if the rapid change of CPU, just detection method in the past could not be used, in addition, jack number on the control module socket is fixed, if the pin number of CPU has changed, the socket of planting for CPU just can not use, and present CPU is installed on the system host board with surface adhering, so can't be plugged on CPU on the socket of control module.
In addition,, whenever changed one edition, all needed object code is burnt to BIOS ROM (Read-Only Memory, read-only memory device) in the past at the BIOS initial stage of development, owing to can't detect, just in case wrong, can lose time and cost.
Fundamental purpose of the present invention is to provide a kind of system host board and input-output system detection method rapidly of effectively reaching.
For achieving the above object, the present invention takes following measure:
System host board of the present invention and input and output detection method may further comprise the steps:
An external computer unit is provided, and this external computer unit has tandem or output/input interface arranged side by side.Utilize the tandem or the output/input interface arranged side by side of this external computer unit, system host board to be measured is connected with this external computer unit.
Whether wrong when detecting BIOS when: (1) is stored in this external computer unit with the object code of BIOS; (2) memory storage that will store the trace routine that is applicable to BIOS is plugged on the system host board to be measured slot for the object code storage arrangement plant usefulness that stores BIOS; (3) reprint the storage unit of the object code of BIOS from this external computer unit, can carry out testing the object code of BIOS to system host board to be measured; And when wanting the detection system motherboard whether wrong, reprint from the external computer unit be applicable to system host board trace routine to this system host board to be measured, just can carry out testing to system host board.
The present invention is described in detail below in conjunction with drawings and Examples:
Fig. 1 shows a system host board to be measured and the connection diagram between the employed external computer in carrying out system host board of the present invention and BIOS detection method.
Whether wrong be system host board of the present invention and BIOS detection method detecting the process flow diagram of BIOS when to Fig. 2.
Fig. 3 is another system host board to be measured and the connection diagram between the employed external computer in carrying out system host board of the present invention and BIOS detection method.
The process flow diagram that Fig. 4 is system host board of the present invention and BIOS detection method when whether the detection system motherboard is wrong.
As shown in Figure 1, 2, a system host board 1 to be measured utilizes electric wire 14 to be connected with external computer Unit 2 via the tandem or the output/input interface arranged side by side of an external computer unit 2.System host board 1 has one and is used for slot 10 and first, second random memory unit 11 and 12 that ccontaining burning has object code BIOS ROM.In the present embodiment, first random memory unit 11 can be to be called as the storage unit SHADOW-RAM that protection is arranged), second random memory unit 12 can be system hosts storage unit or one storage card 13 (as shown in Figure 3) at random.
When being used in, the present invention detects a BIOS when whether wrong, a burning has the read-only memory device ROM3 of the trace routine that is applicable to BIOS can be plugged on the slot 10 of system host board 1, and the object code of BIOS to be measured can be stored in the external computer unit 2.In step S1, the feature board that system host board 1 to be measured is not activated (default funcions) is initialised, for example, and initialization wafer set, working storage, storer, output/input interface etc.In step S2, CPU working storage value is to be stored among this ROM3, and error detecting code is moved to second Random Access Storage Unit 12.
In step S3, whether second random memory unit 12 is detected normal.If normal, then tandem or output/input interface arranged side by side can be started as terminal and reprinting (download) interface in step S4.And whether the tandem output/input interface is detected normal in step S5.If normal, then activation first random memory unit 11 2 is reprinted the object code of BIOS to this first random memory unit 11 from the external computer unit in step S6.
In step S7, whether interrupt vector is detected normal.If undesired, second random memory unit 12 can be used for interrupt vector, or in step S9, detect whether reprinted the execution command group, if having, then in step S10, carry out each instruction of this execution command group singly.When each instruction of instruction group is performed when finishing, the display (figure does not show) that CPU working storage value is displayed on this external computer unit 2 is gone up and will be from the external computer unit 2 be further received instruction.
Shown in Fig. 3,4, system host board 1 in Fig. 3 more comprises a storage card 13 at random, and with detect BIOS whether wrong step different be, when whether wrong the present invention be used for detection system motherboard 1 when, the trace routine that is applicable to system host board is that data are reprinted to first random memory unit 11 in step S6.When second random memory unit 12 can not use or when system host board to be measured 1 does not have storage unit at all, the storage unit of storage card 13 (figure does not show) is the storage unit as system host board 1 to be measured at random, makes testing to carry out smoothly.
System host board of the present invention and BIOS detection method have following effect:
One, the present invention not only can detect system host board, also can detect BIOS, fully Decide according to the trace routine of external computer unit, therefore very easy to use, must be with the object code of BIOS Burning saves time and cost on ROM.
Two, utilize the random access memory card, if system host board does not have memory cell or memory cell can not make With, but each main element on the test macro motherboard still.
Three, because the external computer unit provides Presentation Function, if displayless on the system host board still can Test.
Four, because the external computer unit provides the function of download, if the object code of BIOS is compressed, when When BIOS carried out certain segment encode that will decompress, the external computer unit also can provide this section object code.
Claims (4)
1, a kind of system host board and input-output system detection method is characterized in that:
An external computer unit is provided, and this external computer unit has tandem or output/input interface arranged side by side; Utilize the tandem or the output arranged side by side of external computer unit to go into, system host board to be measured is connected with the external computer unit;
When detecting Basic Input or Output System (BIOS) when whether wrong:
May further comprise the steps:
A. the object code with Basic Input or Output System (BIOS) is stored in the external computer unit;
The memory storage that b. will store the trace routine that is applicable to Basic Input or Output System (BIOS) is plugged on the slot that system host board to be measured plants for the memory storage of the object code that stores Basic Input or Output System (BIOS);
C. reprint the storage unit of the object code of Basic Input or Output System (BIOS) from the external computer unit, the object code of Basic Input or Output System (BIOS) is carried out testing to described system host board to be measured.
When whether the detection system motherboard is wrong:
Comprise following steps:
Reprint from the external computer unit be used for system host board trace routine to system host board to be measured, and system host board is detected.
2, system host board according to claim 1 and input-output system detection method is characterized in that:
In described step C, the object code of described input-output system and be applicable to that the trace routine of described system host board is all reprinted to one first random memory unit of the storage unit of system host board.
3, system host board according to claim 2 and input-output system detection method is characterized in that:
Before detecting step, CPU (central processing unit) working storage value is stored in one second random memory unit that trace routine is moved into the storage unit of this system host board.
4, system host board according to claim 1 and storage input-output system detection method is characterized in that:
A storage card at random is set on described system host board to be measured, when the storage unit of system host board to be measured can not be used or when system host board to be measured does not have storage unit, this at random storage card as the unit of system host board to be measured.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB961206535A CN1154926C (en) | 1996-11-04 | 1996-11-04 | Detection method for system host board and input/output system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB961206535A CN1154926C (en) | 1996-11-04 | 1996-11-04 | Detection method for system host board and input/output system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1181539A true CN1181539A (en) | 1998-05-13 |
| CN1154926C CN1154926C (en) | 2004-06-23 |
Family
ID=5126487
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB961206535A Expired - Fee Related CN1154926C (en) | 1996-11-04 | 1996-11-04 | Detection method for system host board and input/output system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1154926C (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1328666C (en) * | 2005-04-20 | 2007-07-25 | 威盛电子股份有限公司 | Read-only memory emulator |
| CN100351800C (en) * | 2003-12-10 | 2007-11-28 | 国际商业机器公司 | Method, system, and product for utilizing a power subsystem to diagnose and recover from errors |
| CN100362491C (en) * | 2005-10-14 | 2008-01-16 | 威盛电子股份有限公司 | Detecting system and method |
| CN100377101C (en) * | 2004-04-16 | 2008-03-26 | 威盛电子股份有限公司 | Method and apparatus for testing host computer board including interconnecting peripheries quickly |
| CN100435062C (en) * | 2005-11-15 | 2008-11-19 | 广达电脑股份有限公司 | Computer system and its confidential method |
| CN100561245C (en) * | 2005-11-26 | 2009-11-18 | 鸿富锦精密工业（深圳）有限公司 | The test macro of input/output board and method |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101840384B (en) * | 2009-03-17 | 2013-02-27 | 英业达股份有限公司 | Computer device |
-
1996
- 1996-11-04 CN CNB961206535A patent/CN1154926C/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100351800C (en) * | 2003-12-10 | 2007-11-28 | 国际商业机器公司 | Method, system, and product for utilizing a power subsystem to diagnose and recover from errors |
| CN100377101C (en) * | 2004-04-16 | 2008-03-26 | 威盛电子股份有限公司 | Method and apparatus for testing host computer board including interconnecting peripheries quickly |
| CN1328666C (en) * | 2005-04-20 | 2007-07-25 | 威盛电子股份有限公司 | Read-only memory emulator |
| CN100362491C (en) * | 2005-10-14 | 2008-01-16 | 威盛电子股份有限公司 | Detecting system and method |
| CN100435062C (en) * | 2005-11-15 | 2008-11-19 | 广达电脑股份有限公司 | Computer system and its confidential method |
| CN100561245C (en) * | 2005-11-26 | 2009-11-18 | 鸿富锦精密工业（深圳）有限公司 | The test macro of input/output board and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1154926C (en) | 2004-06-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1026625C (en) | Method for reconfiguration of computer, device and system | |
| US6003130A (en) | Apparatus for selecting, detecting and/or reprogramming system bios in a computer system | |
| US6393588B1 (en) | Testing of USB hub | |
| EP0195074A1 (en) | Automatic restart apparatus for a processing system | |
| JPH0324608A (en) | Expanded function board | |
| CN1353837A (en) | Hot plug control of multiprocessor based computer system | |
| CN1398372A (en) | Computer system including memory access controller for using non-system memory storage resources during system boot time | |
| JPH04233617A (en) | Method and apparatus for providing arbitrarily selectable computer system console | |
| JPH04213715A (en) | Electronic apparatus | |
| CN1154926C (en) | Detection method for system host board and input/output system | |
| KR20000022720A (en) | Memory module identification | |
| CN111949457A (en) | Server fault chip detection method and device | |
| CN1185579C (en) | Debugging method by using serial port when system is in shutdown time and inactive state | |
| CN1244864C (en) | Information processing system with debug function on initializing and its method | |
| US5485585A (en) | Personal computer with alternate system controller and register for identifying active system controller | |
| CN220473935U (en) | PCIE (peripheral component interface express) expansion system supporting identification detection | |
| KR100755021B1 (en) | Method for electronically testing memory modules | |
| US20090144585A1 (en) | Debugging method of the basic input/output system | |
| CN115422091B (en) | Firmware debugging method and device, electronic equipment and storage medium | |
| CN1427338A (en) | System starting up self examination device and method | |
| CN1797360A (en) | System and method for testing reliability of memory | |
| CN2681220Y (en) | System starting and testing board for embedded system | |
| US6098183A (en) | Method of debugging in a computer system | |
| US20070169117A1 (en) | Firmware loading device | |
| KR20070089399A (en) | Method for booting control of digital store apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040623 Termination date: 20091204 |