CN117169593A - Indirect measurement method, system, equipment and medium for step length of time-to-digital converter - Google Patents
Indirect measurement method, system, equipment and medium for step length of time-to-digital converter Download PDFInfo
- Publication number
- CN117169593A CN117169593A CN202311444728.9A CN202311444728A CN117169593A CN 117169593 A CN117169593 A CN 117169593A CN 202311444728 A CN202311444728 A CN 202311444728A CN 117169593 A CN117169593 A CN 117169593A
- Authority
- CN
- China
- Prior art keywords
- time
- digital converter
- code value
- frequency
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000691 measurement method Methods 0.000 title claims abstract description 12
- 238000000034 method Methods 0.000 claims abstract description 26
- 238000004590 computer program Methods 0.000 claims description 13
- 238000004364 calculation method Methods 0.000 claims description 9
- 238000005259 measurement Methods 0.000 claims description 8
- 238000005070 sampling Methods 0.000 claims description 7
- 230000003111 delayed effect Effects 0.000 claims description 5
- 238000007781 pre-processing Methods 0.000 claims description 4
- 230000001419 dependent effect Effects 0.000 abstract description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Measuring Frequencies, Analyzing Spectra (AREA)
- Measurement Of Unknown Time Intervals (AREA)
Abstract
The application discloses a time-to-digital converter step length indirect measurement method, a system, equipment and a medium, wherein the method comprises the following steps: s1, setting a target output frequency of a voltage-controlled oscillator in a phase-locked loop through a frequency control word, and opening the phase-locked loop and stopping updating after the phase-locked loop is locked to a corresponding frequency, namely the actual output frequency of the voltage-controlled oscillator; s2, timing is carried out through the time-to-digital converter, the occurrence times of the code value are recorded, and then the step length of the time-to-digital converter is calculated by combining the effective range of the time-to-digital converter, the frequency control word and the reference clock period. The application calculates the step length of the time-to-digital converter based on the number of times of occurrence of the code value and the effective range of the time-to-digital converter and combines the frequency control word and the reference clock period, can accurately measure the step length of the time-to-digital converter without using measuring instruments such as oscilloscopes, and has less dependent conditions and no need of additional resources, power consumption, equipment and the like.
Description
Technical Field
The application relates to the technical field of electric digital data processing, in particular to a method, a system, equipment and a medium for indirectly measuring a step length of a time-to-digital converter.
Background
In an all-digital phase-locked loop (AllDigitalPhaseLockedLoop, ADPLL) circuit, a Time-to-DigitalConverter, TDC (Time-to-Time) is typically used to measure the phase difference. Since the step size of the time-to-digital converter is difficult to measure, it is difficult to locate the chip problem when it is greatly different from the design target value. When measuring instruments such as an oscilloscope are absent, the step length of the time-to-digital converter cannot be measured basically, and the problem positioning of the chip is affected.
Disclosure of Invention
In order to solve the above problems, the present application provides a method, a system, a device and a medium for indirectly measuring the step size of a time-to-digital converter, which can calculate the step size of the time-to-digital converter based on the number of occurrences of the code value and the effective range of the time-to-digital converter and by combining a frequency control word and a reference clock period, without depending on measuring instruments such as an oscilloscope.
The technical scheme adopted by the application is as follows:
a method for indirectly measuring a step size of a time-to-digital converter, comprising the steps of:
s1, setting a target output frequency of a voltage-controlled oscillator in a phase-locked loop through a frequency control word, and opening the phase-locked loop and stopping updating after the phase-locked loop is locked to a corresponding frequency, namely the actual output frequency of the voltage-controlled oscillator;
and S2, timing by the time-to-digital converter, recording the occurrence times of the code value, and calculating the step length of the time-to-digital converter by combining the effective range of the time-to-digital converter, the frequency control word and the reference clock period.
Further, in step S2, the code value variation range of the time-to-digital converter is 0 to N, where N is the full scale range of the time-to-digital converter; the length of the code value is increased from 1 to N-1 to x, and the length of the code value is increased from 1 to the next 1 to y, namely one reference clock period, the code value is increased from 1 to N-1Delay T 0 The method comprises the following steps:
T 0 =x/y*fref*fcw
where fref is the reference clock frequency and fcw is the frequency control word.
Further, in step S2, the number of occurrences of the single code value of the time-lapse digitizer is M, and the total number of occurrences of the code value of 1-N-1 is M, and the single code value is delayed by T 0 The duty ratio of (a) is M/M, and the step size of the time digitizer is:
step=m/M*T 0 =m/M*x/y*fref*fcw。
further, the method for calculating the times m comprises the following steps: the average number of occurrences of all code values of the time-to-digital converter is calculated as m using a multi-sampling method.
A time-to-digital converter step size indirect measurement system, comprising:
the preprocessing module is configured to set a target output frequency of the voltage-controlled oscillator in the phase-locked loop through the frequency control word, and after the phase-locked loop is locked to a corresponding frequency, namely the actual output frequency of the voltage-controlled oscillator, the phase-locked loop is opened and updating is stopped;
and the calculating module is configured to count the time through the time-to-digital converter and record the occurrence number of the code value, and then calculate the step length of the time-to-digital converter by combining the effective range of the time-to-digital converter, the frequency control word and the reference clock period.
Further, in the calculation module, the code value variation range of the time-to-digital converter is 0-N, wherein N is the full range of the time-to-digital converter; the length of the code value from 1 to N-1 is x, and the length of the code value from 1 to the next 1 is y, i.e. one reference clock period, the corresponding delay T of the code value from 1 to N-1 increases 0 The method comprises the following steps:
T 0 =x/y*fref*fcw
where fref is the reference clock frequency and fcw is the frequency control word.
Further, in the calculation module, the number of occurrences of the single code value of the time-counting digitizer is M, and the total number of occurrences of the code value of 1-N-1 is M, and the single code value is delayed by T 0 The duty ratio of (a) is M/M, namelyThe step size of the digitizer is:
step=m/M*T 0 =m/M*x/y*fref*fcw。
further, the method for calculating the times m comprises the following steps: the calculation module calculates the average number of occurrences of all code values of the time-to-digital converter as m by adopting a multi-sampling method.
A computer device comprising a memory storing a computer program and a processor implementing the steps of the above-described time-to-digital converter step indirect measurement method when the computer program is executed.
A computer readable storage medium storing a computer program which when executed by a processor performs the steps of the above-described time-to-digital converter step size indirect measurement method.
The application has the beneficial effects that:
the application calculates the step length of the time-to-digital converter based on the number of times of occurrence of the code value and the effective range of the time-to-digital converter and combines the frequency control word and the reference clock period, can accurately measure the step length of the time-to-digital converter without using measuring instruments such as oscilloscopes, and has less dependent conditions and no need of additional resources, power consumption, equipment and the like.
Drawings
Fig. 1 is a flow chart of a time-to-digital converter step indirect measurement method of embodiment 1.
Detailed Description
Specific embodiments of the present application will now be described in order to provide a clearer understanding of the technical features, objects and effects of the present application. It should be understood that the particular embodiments described herein are illustrative only and are not intended to limit the application, i.e., the embodiments described are merely some, but not all, of the embodiments of the application. All other embodiments, which can be made by a person skilled in the art without making any inventive effort, are intended to be within the scope of the present application.
Example 1
When the phase-locked loop is opened, the actual output frequency of the voltage-controlled oscillator and the target output frequency have frequency deviation, so that the phase difference is accumulated all the time, and the time-to-digital converter can traverse to measure different phase differences. Because the maximum range of the time-to-digital converter is smaller than one period of the output frequency of the voltage-controlled oscillator, when the range of the time-to-digital converter is exceeded, the code value result of the time-to-digital converter is 0 or N, so that the range represented by 0 and N is larger and cannot be accurately estimated.
Considering that the code value of the time-to-digital converter traverses from 1 to N-1, i.e. the phase difference is measured from the beginning of the time-to-digital converter to the full scale, the code value of the time-to-digital converter increases from 1 to N and back to 0 and then to 1 corresponds to the period of the output frequency of the voltage-controlled oscillator, and the time-to-digital converter increases from 1 to N-1, i.e. the delay of the time-to-digital converter increases from 1 to N-1, because the sampling time interval is fixed each time.
Based on this, the embodiment provides a method for indirectly measuring the step size of a time-to-digital converter, as shown in fig. 1, including the following steps:
s1, setting a target output frequency of a voltage-controlled oscillator in a phase-locked loop through a frequency control word, and opening the phase-locked loop and stopping updating after the phase-locked loop is locked to a corresponding frequency, namely the actual output frequency of the voltage-controlled oscillator;
and S2, timing by the time-to-digital converter, recording the occurrence times of the code value, and calculating the step length of the time-to-digital converter by combining the effective range of the time-to-digital converter, the frequency control word and the reference clock period.
Preferably, in step S2, the code value variation range of the time-to-digital converter is 0 to N, where N is the full scale range of the time-to-digital converter; the length of the code value from 1 to N-1 is x, and the length of the code value from 1 to the next 1 is y, i.e. one reference clock period, the corresponding delay T of the code value from 1 to N-1 increases 0 The method comprises the following steps:
T 0 =x/y*fref*fcw
where fref is the reference clock frequency and fcw is the frequency control word.
The number of occurrences of a single code value of the time-lapse digitizer is m, and the code value is 1 to N-1Times M, the single code value is delayed by T 0 The duty ratio of (a) is M/M, and the step size of the time digitizer is:
step=m/M*T 0 =m/M*x/y*fref*fcw。
preferably, the method for calculating the number m includes: the average number of occurrences of all code values of the time-to-digital converter is calculated as m by adopting a multi-sampling method, and the average value of the multi-measurement is more accurate.
Example 2
The embodiment provides a time-to-digital converter step length indirect measurement system, which comprises a preprocessing module and a calculation module, wherein the preprocessing module is configured to set a target output frequency of a voltage-controlled oscillator in a phase-locked loop through a frequency control word, and after the phase-locked loop is locked to a corresponding frequency, namely an actual output frequency of the voltage-controlled oscillator, the phase-locked loop is opened and updating is stopped. The calculating module is configured to count time by the time-to-digital converter and record the number of times of occurrence of the code value, and then calculate the step size of the time-to-digital converter by combining the effective range of the time-to-digital converter, the frequency control word and the reference clock period.
Preferably, in the calculation module, the code value variation range of the time-to-digital converter is 0 to N, where N is the full scale range of the time-to-digital converter; the length of the code value from 1 to N-1 is x, and the length of the code value from 1 to the next 1 is y, i.e. one reference clock period, the corresponding delay T of the code value from 1 to N-1 increases 0 The method comprises the following steps:
T 0 =x/y*fref*fcw
where fref is the reference clock frequency and fcw is the frequency control word.
The single code value of the time-counting digital converter appears M times and the total number of times of the code values is 1-N-1 is M, then the single code value is delayed by T 0 The duty ratio of (a) is M/M, and the step size of the time digitizer is:
step=m/M*T 0 =m/M*x/y*fref*fcw。
preferably, the method for calculating the number m includes: the calculation module calculates the average number of occurrences of all code values of the time-to-digital converter by adopting a multi-sampling method as m, and the average value of the multi-measurement is more accurate.
Example 3
This example is based on example 1:
the present embodiment provides a computer device comprising a memory storing a computer program and a processor implementing the steps of the time-to-digital converter step indirect measurement method of embodiment 1 when the computer program is executed. Wherein the computer program may be in source code form, object code form, executable file or some intermediate form, etc.
Example 4
This example is based on example 1:
the present embodiment provides a computer-readable storage medium storing a computer program which, when executed by a processor, implements the steps of the time-to-digital converter step indirect measurement method of embodiment 1. Wherein the computer program may be in source code form, object code form, executable file or some intermediate form, etc. The storage medium includes: any entity or device capable of carrying computer program code, recording medium, computer memory, read-only memory, random access memory, electrical carrier signals, telecommunications signals, software distribution media, and the like. It should be noted that the content of the storage medium may be appropriately increased or decreased according to the requirements of jurisdictions in which the legislation and the patent practice, such as in some jurisdictions, the storage medium does not include electrical carrier signals and telecommunication signals according to the legislation and the patent practice.
It should be noted that, for the sake of simplicity of description, the foregoing method embodiments are expressed as a series of combinations of actions, but it should be understood by those skilled in the art that the present application is not limited by the order of actions described, as some steps may be performed in other order or simultaneously according to the present application. Further, those skilled in the art will also appreciate that the embodiments described in the specification are all preferred embodiments, and that the acts and modules referred to are not necessarily required for the present application.
Claims (10)
1. A method for indirectly measuring a step size of a time-to-digital converter, comprising the steps of:
s1, setting a target output frequency of a voltage-controlled oscillator in a phase-locked loop through a frequency control word, and opening the phase-locked loop and stopping updating after the phase-locked loop is locked to a corresponding frequency, namely the actual output frequency of the voltage-controlled oscillator;
s2, timing is carried out through the time-to-digital converter, the occurrence times of the code value are recorded, and then the step length of the time-to-digital converter is calculated by combining the effective range of the time-to-digital converter, the frequency control word and the reference clock period.
2. The indirect measurement method of step size of a time-to-digital converter according to claim 1, wherein in step S2, the code value variation range of the time-to-digital converter is 0 to N, where N is the full scale range of the time-to-digital converter; the length of the code value from 1 to N-1 is x, and the length of the code value from 1 to the next 1 is y, i.e. one reference clock period, the corresponding delay T of the code value from 1 to N-1 increases 0 The method comprises the following steps:
T 0 =x/y*fref*fcw
where fref is the reference clock frequency and fcw is the frequency control word.
3. The indirect measurement method of step size of time-to-digital converter according to claim 2, wherein in step S2, the number of occurrences of a single code value of the time-to-digital converter is M, and the total number of occurrences of the code values is 1-N-1 is M, and the single code value is delayed by T 0 The duty ratio of (a) is M/M, and the step size of the time digitizer is:
step=m/M*T 0 =m/M*x/y*fref*fcw。
4. a method for indirectly measuring a step size of a time-to-digital converter according to claim 3, wherein the method for calculating the number m comprises: the average number of occurrences of all code values of the time-to-digital converter is calculated as m using a multi-sampling method.
5. A time-to-digital converter step-size indirect measurement system, comprising:
the preprocessing module is configured to set a target output frequency of the voltage-controlled oscillator in the phase-locked loop through the frequency control word, and after the phase-locked loop is locked to a corresponding frequency, namely the actual output frequency of the voltage-controlled oscillator, the phase-locked loop is opened and updating is stopped;
and the calculating module is configured to count the time through the time-to-digital converter and record the occurrence number of the code value, and then calculate the step length of the time-to-digital converter by combining the effective range of the time-to-digital converter, the frequency control word and the reference clock period.
6. The indirect measurement system of step size of a time-to-digital converter according to claim 5, wherein in the calculation module, the code value variation range of the time-to-digital converter is 0 to N, where N is the full scale range of the time-to-digital converter; the length of the code value from 1 to N-1 is x, and the length of the code value from 1 to the next 1 is y, i.e. one reference clock period, the corresponding delay T of the code value from 1 to N-1 increases 0 The method comprises the following steps:
T 0 =x/y*fref*fcw
where fref is the reference clock frequency and fcw is the frequency control word.
7. The indirect measurement system of claim 6, wherein the calculation module is configured to count M for each single code value of the time digitizer and M for a total number of 1-N-1, and delay T for each single code value 0 The duty ratio of (a) is M/M, and the step size of the time digitizer is:
step=m/M*T 0 =m/M*x/y*fref*fcw。
8. the time-to-digital converter step indirect measurement system according to claim 7, wherein the count m is calculated by a method comprising: the calculation module calculates the average number of occurrences of all code values of the time-to-digital converter as m by adopting a multi-sampling method.
9. A computer device comprising a memory and a processor, the memory storing a computer program, characterized in that the processor implements the steps of the time-to-digital converter step indirect measurement method of any of claims 1-4 when the computer program is executed.
10. A computer readable storage medium storing a computer program, characterized in that the computer program when executed by a processor implements the steps of the time-to-digital converter step indirect measurement method of any of claims 1-4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311444728.9A CN117169593B (en) | 2023-11-02 | 2023-11-02 | Indirect measurement method, system, equipment and medium for step length of time-to-digital converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311444728.9A CN117169593B (en) | 2023-11-02 | 2023-11-02 | Indirect measurement method, system, equipment and medium for step length of time-to-digital converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN117169593A true CN117169593A (en) | 2023-12-05 |
| CN117169593B CN117169593B (en) | 2024-01-30 |
Family
ID=88945319
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311444728.9A Active CN117169593B (en) | 2023-11-02 | 2023-11-02 | Indirect measurement method, system, equipment and medium for step length of time-to-digital converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117169593B (en) |
Citations (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070110194A1 (en) * | 2005-10-19 | 2007-05-17 | Texas Instruments Incorporated | Method of defining semiconductor fabrication process utilizing transistor inverter delay period |
| EP1956714A1 (en) * | 2007-02-08 | 2008-08-13 | Stmicroelectronics SA | Method for adding random noise in a time-to-digital converter circuit and circuits for implementing the method |
| WO2010055493A1 (en) * | 2008-11-17 | 2010-05-20 | Nxp B.V. | Gain normalization of a time-to-digital converter |
| JP2013077868A (en) * | 2011-09-29 | 2013-04-25 | Japan Radio Co Ltd | Pll circuit |
| CN103840830A (en) * | 2013-12-23 | 2014-06-04 | 华为技术有限公司 | Time-to-digit converter and digital phase-locked loop |
| CN105897267A (en) * | 2016-04-18 | 2016-08-24 | 西北核技术研究所 | Analog-digital converter single particle effect test method and system thereof |
| CN107924158A (en) * | 2015-09-22 | 2018-04-17 | 英特尔Ip公司 | Dynamic error in calibrated high-resolution numeral to time converter |
| CN108923782A (en) * | 2018-07-19 | 2018-11-30 | 深圳大学 | A kind of all-digital phase-locked loop and its quick phase-lock technique |
| CN113206680A (en) * | 2020-01-16 | 2021-08-03 | Oppo广东移动通信有限公司 | Electronic device, wireless signal transceiver, signal generating device and method |
| WO2022073617A1 (en) * | 2020-10-09 | 2022-04-14 | Telefonaktiebolaget Lm Ericsson (Publ) | Digitally augmented analog phase locked loop with accurate bandwidth |
| CN114884603A (en) * | 2022-04-01 | 2022-08-09 | 中国人民解放军国防科技大学 | Autonomous time synchronization method adopting quantum chaotic coding |
| CN116015285A (en) * | 2022-12-31 | 2023-04-25 | 成都电科星拓科技有限公司 | Method and device for correcting TDC delay stepping based on stepping LDO |
| CN116015287A (en) * | 2022-12-31 | 2023-04-25 | 成都电科星拓科技有限公司 | Method and device for correcting TDC stepping based on frequency-to-voltage circuit |
| CN116015284A (en) * | 2022-12-31 | 2023-04-25 | 成都电科星拓科技有限公司 | Method and device for obtaining TDC delay stepping based on reference clock period |
| CN116192125A (en) * | 2022-12-31 | 2023-05-30 | 成都电科星拓科技有限公司 | Method and device for correcting DTC delay stepping based on stepping LDO |
| CN116846386A (en) * | 2022-03-23 | 2023-10-03 | 华为技术有限公司 | Phase frequency detector, phase-locked loop and electronic equipment |
| CN116938251A (en) * | 2023-09-18 | 2023-10-24 | 厦门电科星拓科技有限公司 | Method, circuit and system for improving spread spectrum tracking capability of time-to-digital converter |
-
2023
- 2023-11-02 CN CN202311444728.9A patent/CN117169593B/en active Active
Patent Citations (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070110194A1 (en) * | 2005-10-19 | 2007-05-17 | Texas Instruments Incorporated | Method of defining semiconductor fabrication process utilizing transistor inverter delay period |
| EP1956714A1 (en) * | 2007-02-08 | 2008-08-13 | Stmicroelectronics SA | Method for adding random noise in a time-to-digital converter circuit and circuits for implementing the method |
| WO2010055493A1 (en) * | 2008-11-17 | 2010-05-20 | Nxp B.V. | Gain normalization of a time-to-digital converter |
| CN102217198A (en) * | 2008-11-17 | 2011-10-12 | Nxp股份有限公司 | Gain normalization of a time-to-digital converter |
| JP2013077868A (en) * | 2011-09-29 | 2013-04-25 | Japan Radio Co Ltd | Pll circuit |
| CN103840830A (en) * | 2013-12-23 | 2014-06-04 | 华为技术有限公司 | Time-to-digit converter and digital phase-locked loop |
| CN107924158A (en) * | 2015-09-22 | 2018-04-17 | 英特尔Ip公司 | Dynamic error in calibrated high-resolution numeral to time converter |
| CN105897267A (en) * | 2016-04-18 | 2016-08-24 | 西北核技术研究所 | Analog-digital converter single particle effect test method and system thereof |
| CN108923782A (en) * | 2018-07-19 | 2018-11-30 | 深圳大学 | A kind of all-digital phase-locked loop and its quick phase-lock technique |
| CN113206680A (en) * | 2020-01-16 | 2021-08-03 | Oppo广东移动通信有限公司 | Electronic device, wireless signal transceiver, signal generating device and method |
| WO2022073617A1 (en) * | 2020-10-09 | 2022-04-14 | Telefonaktiebolaget Lm Ericsson (Publ) | Digitally augmented analog phase locked loop with accurate bandwidth |
| CN116846386A (en) * | 2022-03-23 | 2023-10-03 | 华为技术有限公司 | Phase frequency detector, phase-locked loop and electronic equipment |
| CN114884603A (en) * | 2022-04-01 | 2022-08-09 | 中国人民解放军国防科技大学 | Autonomous time synchronization method adopting quantum chaotic coding |
| CN116015285A (en) * | 2022-12-31 | 2023-04-25 | 成都电科星拓科技有限公司 | Method and device for correcting TDC delay stepping based on stepping LDO |
| CN116015287A (en) * | 2022-12-31 | 2023-04-25 | 成都电科星拓科技有限公司 | Method and device for correcting TDC stepping based on frequency-to-voltage circuit |
| CN116015284A (en) * | 2022-12-31 | 2023-04-25 | 成都电科星拓科技有限公司 | Method and device for obtaining TDC delay stepping based on reference clock period |
| CN116192125A (en) * | 2022-12-31 | 2023-05-30 | 成都电科星拓科技有限公司 | Method and device for correcting DTC delay stepping based on stepping LDO |
| CN116938251A (en) * | 2023-09-18 | 2023-10-24 | 厦门电科星拓科技有限公司 | Method, circuit and system for improving spread spectrum tracking capability of time-to-digital converter |
Non-Patent Citations (1)
| Title |
|---|
| 张慧君;李孝辉;边玉敬;: "基于FPGA的高分辨力时间数字转换器的应用研究", 宇航计测技术, no. 04 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN117169593B (en) | 2024-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109387776B (en) | Method of measuring clock jitter, clock jitter measuring circuit, and semiconductor device | |
| CN110573970B (en) | Wide-measuring-range high-sensitivity time-to-digital converter | |
| TWI821549B (en) | Phase predictor and associated method of use | |
| US7864915B2 (en) | Low-power asynchronous counter and method | |
| US10613141B2 (en) | Method of measuring clock jitter, clock jitter measurement circuit, and semiconductor devices including the same | |
| US11764913B2 (en) | Jitter self-test using timestamps | |
| US5128607A (en) | Constant events frequency measurement and fast inverse circuit | |
| US8224606B2 (en) | Measuring clock jitter | |
| CN102006059B (en) | Sigma delta controlled phase locked loop and calibration circuit and calibration method thereof | |
| Chaberski et al. | Comparison of interpolators used for time-interval measurement systems based on multiple-tapped delay line | |
| CN117169593B (en) | Indirect measurement method, system, equipment and medium for step length of time-to-digital converter | |
| CN109474276A (en) | A kind of CPT atomic frequency synchronisation control means and system | |
| JP5718529B2 (en) | Device for measuring the duration of the level of an electrical signal | |
| EP2359199B1 (en) | Noise shaping time to digital converter | |
| US11592786B1 (en) | Time-to-digital converter (TDC) measuring phase difference between periodic inputs | |
| CN117092444B (en) | Method, system, equipment and medium for indirectly measuring DTC stepping without depending on instrument | |
| JP2015171151A (en) | Time base including oscillator, frequency divider circuit and clocking pulse inhibition circuit | |
| JPH03131715A (en) | Measuring data processor | |
| CN116886080B (en) | Control device for timing device and control method thereof | |
| US11838027B2 (en) | All-digital phase-locked loop and calibration method thereof | |
| CN117728805A (en) | Pulse width modulation circuit and method, chip and electronic equipment | |
| CN111669173A (en) | Timestamp phase discrimination method and device | |
| CN114878878A (en) | Method, device and medium for synchronizing arbitrary waveform generator | |
| CN118330312A (en) | FPGA crystal oscillator frequency measurement method and system | |
| JPS62247622A (en) | Phase locked loop circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |