CN116207960A - Universal local protection method and circuit for neutral point clamped three-level converter - Google Patents
Universal local protection method and circuit for neutral point clamped three-level converter Download PDFInfo
- Publication number
- CN116207960A CN116207960A CN202310075805.1A CN202310075805A CN116207960A CN 116207960 A CN116207960 A CN 116207960A CN 202310075805 A CN202310075805 A CN 202310075805A CN 116207960 A CN116207960 A CN 116207960A
- Authority
- CN
- China
- Prior art keywords
- neutral point
- level converter
- protection
- gate
- point clamped
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
- H02H7/10—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers
- H02H7/12—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers
- H02H7/122—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers for inverters, i.e. dc/ac converters
- H02H7/1225—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers for inverters, i.e. dc/ac converters responsive to internal faults, e.g. shoot-through
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/487—Neutral point clamped inverters
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Power Conversion In General (AREA)
Abstract
The invention relates to a universal local protection method and a universal local protection circuit for a neutral point clamped three-level converter, wherein the universal local protection method comprises the following steps: when a fault signal is detected on the premise that the neutral point clamped three-level converter operates in a safety switch state range, four power tubes in the neutral point clamped three-level converter send off control signals according to a preset switch off sequence, so that the converter operates in a safety switch state in each off transient state. According to the protection logic expression, a logic element is used on the driving unit of each power tube to establish a local protection circuit, and the circuit comprises an OR gate and four AND gates. The invention realizes the local protection of each power tube in the neutral point clamping type three-level converter and the generalization of the protection logic circuit in the driving units corresponding to the power tubes at different positions. The invention can be applied in the field of electronic circuits.
Description
Technical Field
The invention relates to the technical field of electronic circuits, in particular to a universal local protection method and circuit for a neutral point clamped three-level converter.
Background
Three-level converters have many advantages over two-level converters. The three-level converter can output more level values, so that an inverter circuit formed by the three-level converter has lower harmonic content and voltage stress when generating sine waves; meanwhile, for the same voltage class, each power tube in the three-level converter theoretically only bears half of the bus voltage, so that the switching loss is reduced, the switching frequency is improved, the heat balance cost is reduced, and the overall efficiency is improved.
However, of the 16 theoretical switch state combinations of the three-level converter, only 6 combinations belong to the safety switch state, and the remaining 10 combinations may or necessarily cause an overcurrent or overvoltage accident. Therefore, in order to ensure that the three-level converter always operates in the safety switching state, each power tube needs to perform switching operations in a certain order. Even when an overcurrent or undervoltage fault occurs in a certain power tube, the protection switch-off can be executed only by waiting for the advance action of other power tubes, so that the control complexity and the risk of failure of the power tube are improved. Considering that the protection turn-off sequence of each power tube needs to be processed and generated by an upper controller under the general condition, the data transmission time and the digital circuit processing time can further prolong the total protection time of the fault power tube, thereby causing larger damage to the fault power tube.
Therefore, if the localization processing can be performed on the failure at the drive unit, the failure duration can be shortened and the protection speed can be increased. On the other hand, since the positions of the power tubes are different, the turn-off sequences to be followed by the power tubes are different when faults occur, which may cause the logic control circuits of the power tubes at different positions to be different; if the logic control circuits in the driving units can be consistent, the customization of the using positions of the driving units can be realized, and the universal driving board is more beneficial to mass production and replacement.
Disclosure of Invention
In view of the foregoing, an object of the present invention is to provide a universal local protection method and circuit for a neutral point clamped three-level converter, which achieve local protection for each power tube in the neutral point clamped three-level converter, and universalization of the protection logic circuit in driving units corresponding to power tubes at different positions.
In order to achieve the above object, according to a first aspect, the present invention adopts the following technical scheme: a universal local protection method for a neutral point clamped three-level converter, comprising: when a fault signal is detected on the premise that the neutral point clamped three-level converter operates in a safety switch state range, four power tubes in the neutral point clamped three-level converter send off control signals according to a preset switch off sequence, so that the converter operates in a safety switch state in each off transient state.
Further, the switching state of each power tube is known by receiving a driving voltage sampling signal in each power tube driving unit in the neutral point clamped three-level converter.
Further, according to the fault signals obtained by the protection modules in the power tube driving units, whether the power tubes have faults or not is obtained.
Further, the four power tubes in the neutral point clamped three-level converter send off control signals according to a preset switch off sequence, and the method comprises the following steps: and determining the turn-off sequence of the four power tubes through a set protection logic expression of the neutral point clamped three-level converter.
Further, the protection logic expression is:
PS1＝(FS1+FS2)×GS2×GS1
PS2 delay of ＝FS2×GS1×GS2
PS2/PS3＝(FS2+FS3)×GS2×GS3
PS3 Delay of ＝FS3×GS3×GS4
PS4＝(FS3+FS4)×GS3×GS4
Wherein GS1 to GS4 respectively represent the gate voltage states of four power transistors S1 to S4, the value of which is 1 represents on and 0 represents off; FS 1-FS 4 respectively represent fault states of four power tubes S1-S4, wherein the value of the fault state is 1, and the value of the fault state is 0, which represents no fault; PS1 to PS4 each represent a protection operation signal output to the four power tube driving units, and a value of 1 indicates that the protection operation is performed, and a value of 0 indicates that the protection operation is not performed.
Further, the turn-off sequence of the four power transistors is determined according to the five logic expressions, respectively:
when fs1=1 or fs2=1, and gs1=1 and gs2=1, triggering the protection off power tube S1;
when fs2=1, gs1=1, gs2=1, triggering the protection turn-off power tube S2 after a preset delay time;
when fs2=1 or fs3=1, while gs2=1, gs3=1, the trigger protection immediately turns off the power transistor S2 and the power transistor S3;
when fs3=1, gs3=1, gs4=1, triggering the protection turn-off power tube S3 after a preset delay time;
when fs3=1 or fs4=1, while gs3=1, gs4=1, the protection off power transistor S4 is triggered.
In a second aspect, the present invention adopts the following technical scheme: a universal local protection circuit for a neutral point clamped three-level converter, the circuit for implementing the universal local protection method for the neutral point clamped three-level converter, comprising:
according to the protection logic expression, a logic element is adopted on a driving unit of each power tube to establish a local protection circuit, and the circuit comprises an OR gate and four AND gates;
the output end of the OR gate and the output end of the first AND gate are respectively connected with two input ends of a second AND gate, and the output end of the second AND gate is used as the output end of the universal local protection circuit; the output end of the third AND gate is connected with the input end of a fourth AND gate, and the output end of the fourth AND gate is used as the delay output end of the universal local protection circuit;
one input end of the OR gate is connected with one input end of the third AND gate in parallel, and one input signal is shared; one input terminal of the first AND gate is connected in parallel with the other input terminal of the third AND gate, and shares one input signal.
Further, the local protection circuits in the driving units are the same, the local protection circuits are connected in an isolated mode in an optical fiber mode, and the turn-off logic of the protection circuits is determined through an interface connection relation, so that the same driving units can execute corresponding turn-off sequence rules of the switches on the power tubes at different positions.
In a third aspect, the present invention adopts the following technical scheme: a computer readable storage medium storing one or more programs, the one or more programs comprising instructions, which when executed by a computing device, cause the computing device to perform any of the methods described above.
In a fourth aspect, the present invention adopts the following technical scheme: a computing apparatus, comprising: one or more processors, memory, and one or more programs, wherein the one or more programs are stored in the memory and configured to be executed by the one or more processors, the one or more programs comprising instructions for performing any of the methods described above.
Due to the adoption of the technical scheme, the invention has the following advantages:
1. the neutral point clamped three-level converter local protection circuit replaces digital processing of a control chip with a simple logic element, achieves fault protection on the high-voltage side of a driving unit, shortens the protection action time, reduces the damage of faults to a power tube, and saves the computing resource of the control chip.
2. The invention realizes the generalization of the local protection circuit, and the same driving unit can freely define the protection logic thereof by adjusting the interface connection relation and meet the turn-off sequence rules required by power tubes at different positions. The generalized design of the local protection circuit enables the drive unit to freely select a drive object, and facilitates mass production and replacement.
Drawings
FIG. 1 is a schematic circuit diagram of a neutral point clamped three level converter suitable for use in embodiments of the present invention;
FIG. 2 is a schematic diagram of a local protection circuit in an embodiment of the invention;
fig. 3 is a generalized connection schematic of a driving unit in an embodiment of the invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention more clear, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings of the embodiments of the present invention. It will be apparent that the described embodiments are some, but not all, embodiments of the invention. All other embodiments, which are obtained by a person skilled in the art based on the described embodiments of the invention, fall within the scope of protection of the invention.
It is noted that the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of exemplary embodiments according to the present invention. As used herein, the singular is also intended to include the plural unless the context clearly indicates otherwise, and furthermore, it is to be understood that the terms "comprises" and/or "comprising" when used in this specification are taken to specify the presence of stated features, steps, operations, devices, components, and/or combinations thereof.
The invention provides a universal local protection method and a circuit for a neutral point clamped three-level converter, which are drive protection methods for a multi-level power electronic converter, and comprise the following steps: according to the fault protection method of the neutral point clamped three-level converter, according to the driving voltage sampling signal state and fault signals of the power device, protection logic when faults occur is formed according to the criterion of ensuring that the converter is always in a safe working state; the local protection circuit of the neutral point clamped three-level converter establishes a protection circuit on each driving unit by using a simple logic element according to a protection logic expression, thereby realizing the localization quick response to fault protection; the universal design of the local protection circuit of the neutral point clamped three-level converter is that the local protection circuits on each driving unit are completely consistent, and the turn-off logic of the protection circuits is determined through the interface connection relation, so that the driving units can freely select driving objects of the driving units, and the universal application of the driving units integrated with the local protection circuits in the neutral point clamped three-level converter is realized.
In one embodiment of the invention, a universal local protection method for a neutral point clamped three-level converter is provided. In this embodiment, the method includes:
when a fault signal is detected on the premise that the neutral point clamped three-level converter operates in a safety switch state range, four power tubes in the neutral point clamped three-level converter send off control signals according to a preset switch off sequence, so that the converter operates in a safety switch state in each off transient state.
When the invention is used, the switching sequence rule of the neutral-point clamped three-level converter is complied, so that secondary faults possibly caused in the protection switching-off process can be avoided.
In the above embodiment, the switching state of each power tube is obtained by receiving the driving voltage sampling signal in each power tube driving unit in the neutral point clamped three-level converter.
In the above embodiment, whether each power tube fails or not is known according to the failure signal obtained by the protection module in each power tube driving unit.
In this embodiment, as shown in fig. 1, a schematic circuit diagram of a neutral point clamped three-level converter to which the present invention is applicable is shown. The circuit consists of four power tubes (Si IGBT or SiC MOSFET) of S1, S2, S3 and S4, two clamping diodes of D1 and D2 and two bus capacitors of C1 and C2. In general, the operating voltage of the power tube is designed to be half of the bus voltage VDC. Only when the switching state of the power tube is the following 6 combinations: "1100", "0110", "0011", "0100", "0010", "0000" to ensure safe operation of the converter. The protection logic of the invention is based on the premise that the converter operates in the above 6 safety switch state ranges.
In one possible embodiment, the four power transistors in the neutral-point clamped three-level converter send off control signals according to a preset switching off sequence, specifically: and determining the turn-off sequence of the four power tubes through a set protection logic expression of the neutral point clamped three-level converter.
Specifically, the protection logic expression of the present invention is:
PS1＝(FS1+FS2)×GS2×GS1
PS2 delay of ＝FS2×GS1×GS2
PS2/PS3＝(FS2+FS3)×GS2×GS3
PS3 Delay of ＝FS3×GS3×GS4
PS4＝(FS3+FS4)×GS3×GS4
In the formula, GS1 to GS4 respectively represent the gate voltage states of four power transistors S1 to S4, and the value of 1 represents on and 0 represents off. FS 1-FS 4 respectively represent fault states of four power tubes S1-S4, wherein the value of the fault state is 1, and the value of the fault state is 0, which represents no fault. PS1 to PS4 each represent a protection operation signal output to the four power tube driving units, and a value of 1 indicates that the protection operation is performed, and a value of 0 indicates that the protection operation is not performed. Furthermore, the expression with the word "delay" means that the power tube does not immediately perform the turn-off at this time, but a delay of a certain period of time is required. The delay time is not shorter than the turn-off time of the single power tube.
Five output logics, namely the turn-off sequence of four power tubes, are respectively determined according to five logic expressions:
1) The first expression outputs "PS1", determining the off logic of S1:
when fs1=1 or fs2=1, and gs1=1 and gs2=1, triggering the protection off power tube S1;
2) Second oneThe expression output is PS2 Delay of ", it is determined that the power transistor S2 turns off logic in case of needing delayed turn-off:
when fs2=1, gs1=1, gs2=1, triggering the protection turn-off power tube S2 after a preset delay time;
3) The third expression, output "PS2/PS3", determines the turn-off logic of the power transistor S2 and the power transistor S3 in case of immediate turn-off:
when fs2=1 or fs3=1, while gs2=1, gs3=1, the trigger protection immediately turns off the power transistor S2 and the power transistor S3;
4) The fourth expression output is "PS3 Delay of ", it is determined that the power tube S3 turns off logic in the case where a delayed turn off is required:
when fs3=1, gs3=1, gs4=1, triggering the protection turn-off power tube S3 after a preset delay time;
5) The fifth expression output is "PS4", determining the turn-off logic of the power transistor S4:
when fs3=1 or fs4=1, while gs3=1, gs4=1, the protection off power transistor S4 is triggered.
In one embodiment of the present invention, a common local protection circuit for a neutral point clamped three-level converter is provided, which is used to implement the function of protecting a logic expression in the common local protection method for a neutral point clamped three-level converter provided in the above embodiment. In this embodiment, as shown in fig. 2, according to a protection logic expression, a logic element is used to build a local protection circuit on a driving unit of each power tube, and a common local protection circuit for a neutral point clamped three-level converter is arranged on the driving unit of each power tube, where the circuit includes: one or gate O1 and four and gates A1 to A4.
The output end of the OR gate O1 and the output end of the first AND gate A1 are respectively connected with two input ends of a second AND gate A2, and the output end of the second AND gate A2 is used as the output end of the universal local protection circuit; the output end of the third AND gate A3 is connected with the input end of the fourth AND gate A4, and the output end of the fourth AND gate A4 is used as the delay output end of the universal local protection circuit;
one input end of the OR gate O1 is connected with one input end of the third AND gate A3 in parallel, and shares one input signal; one input terminal of the first and gate A1 is connected in parallel with the other input terminal of the third and gate A3, sharing one input signal.
Specifically, one input end of the or gate O1 is connected to a first external signal input interface, the first external signal input signal In1 is input into the or gate O1, and after performing or calculation with a fault signal F of the driving unit input through the other input end of the or gate O1, the calculation result is input into a second and gate A2;
the other input of the first AND gate A1 is connected with a second external signal input interface, a second external signal input signal In2 is input into the first AND gate A1, and after AND calculation is carried out on the second external signal input signal In2 and a driving voltage sampling signal G of a driving unit where a universal local protection circuit is arranged and input through one input end of the first AND gate A1, the calculation result is input into the second AND gate A2;
and the second AND gate A2 carries out AND computation again on the received computation result to obtain a turn-off control signal P of the driving unit where the universal local protection circuit is located.
One input end of the third AND gate A3 is used for receiving a fault signal F of the driving unit, the other input end of the third AND gate A3 is used for receiving a driving voltage sampling signal G of the driving unit, and after the fault signal F and the driving voltage sampling signal G are subjected to AND calculation, a calculation result is input into a fourth AND gate A4;
one input end of the fourth AND gate A4 is connected with a third external signal input interface, a third external signal input signal In3 is input into the fourth AND gate A4, and the third external signal input signal In3 and the calculation result output by the third AND gate A3 are subjected to AND calculation to obtain a turn-off control signal of a driving unit where the universal local protection circuit is positioned, and the turn-off control signal needs to be delayed to trigger a control signal P for protecting and turning off Delay of 。
The three external signal input interfaces are respectively used for receiving fault signals or driving voltage sampling signals from other driving units in the same converter, and the interface is grounded when not used for receiving signals.
In this embodiment, as shown in fig. 3, a generalized connection schematic of the driving units of the four power transistors is shown. And a universal local protection circuit shown in the figure III is integrated on the driving unit corresponding to each power tube. The universal local protection circuit of each drive unit has three external signal input interfaces, whose connection is indicated by the "=" number in fig. 3. For example, "in1=fs2" for S1 driving represents that the In1 input interface of the protection circuit is connected to the fault signal FS2 for S2 driving. In addition, "X" represents that the interface does not receive any signal, for example, "in3=x" driven by S1 represents that the In3 input interface of the protection circuit is grounded. According to the connection relationship shown in fig. 3 and the circuit topology shown in fig. 2, the functions of five logic expressions can be realized. The driving unit adopted in the embodiment has the characteristics of local protection and strong universality.
In the above embodiment, the local protection circuits in the driving units are the same, and are connected in an isolated manner in the form of optical fibers, and the turn-off logic of the protection circuits is determined through the interface connection relationship, so that the same driving units can execute corresponding turn-off sequence rules of the switches on the power tubes at different positions, thereby realizing generalization of the local protection circuits and free selection of driving objects of the driving units.
In summary, when the present invention is used, the driving object of the driving unit where the protection circuit is located can be freely set only by adjusting the connection relation of the input interface of the protection circuit.
A computing device provided in an embodiment of the present invention may be a terminal, which may include: a processor (processor), a communication interface (Communications Interface), a memory (memory), a display screen, and an input device. The processor, the communication interface and the memory complete communication with each other through a communication bus. The processor is configured to provide computing and control capabilities. The memory comprises a nonvolatile storage medium and an internal memory, wherein the nonvolatile storage medium stores an operating system and a computer program, and the computer program is executed by a processor to realize a universal local protection method of the neutral point clamped three-level converter; the internal memory provides an environment for the operation of the operating system and computer programs in the non-volatile storage media. The communication interface is used for carrying out wired or wireless communication with an external terminal, and the wireless mode can be realized through WIFI, a manager network, NFC (near field communication) or other technologies. The display screen can be a liquid crystal display screen or an electronic ink display screen, the input device can be a touch layer covered on the display screen, can also be a key, a track ball or a touch pad arranged on the shell of the computing equipment, and can also be an external keyboard, a touch pad or a mouse and the like. The processor may invoke logic instructions in memory.
Further, the logic instructions in the memory described above may be implemented in the form of software functional units and stored in a computer-readable storage medium when sold or used as a stand-alone product. Based on this understanding, the technical solution of the present invention may be embodied essentially or in a part contributing to the prior art or in a part of the technical solution, in the form of a software product stored in a storage medium, comprising several instructions for causing a computer device (which may be a personal computer, a server, a network device, etc.) to perform all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a random access Memory (RAM, random Access Memory), a magnetic disk, or an optical disk, or other various media capable of storing program codes.
In one embodiment of the present invention, a computer program product is provided, the computer program product comprising a computer program stored on a non-transitory computer readable storage medium, the computer program comprising program instructions which, when executed by a computer, are capable of performing the methods provided by the method embodiments described above.
In one embodiment of the present invention, a non-transitory computer readable storage medium storing server instructions that cause a computer to perform the methods provided by the above embodiments is provided.
The foregoing embodiment provides a computer readable storage medium, which has similar principles and technical effects to those of the foregoing method embodiment, and will not be described herein.
The present invention is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the invention. It will be understood that each flow and/or block of the flowchart illustrations and/or block diagrams, and combinations of flows and/or blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
Finally, it should be noted that: the above embodiments are only for illustrating the technical solution of the present invention, and are not limiting; although the invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical scheme described in the foregoing embodiments can be modified or some technical features thereof can be replaced by equivalents; such modifications and substitutions do not depart from the spirit and scope of the technical solutions of the embodiments of the present invention.
Claims (10)
1. A universal local protection method for a neutral point clamped three-level converter, comprising:
when a fault signal is detected on the premise that the neutral point clamped three-level converter operates in a safety switch state range, four power tubes in the neutral point clamped three-level converter send off control signals according to a preset switch off sequence, so that the converter operates in a safety switch state in each off transient state.
2. The universal local protection method for a neutral point clamped three level converter as set forth in claim 1, wherein the switching state of each power tube is known by receiving a drive voltage sample signal from each power tube drive unit in the neutral point clamped three level converter.
3. The universal local protection method for a neutral point clamped three-level converter as set forth in claim 1, wherein whether each power tube fails is known based on a fault signal obtained by a protection module in each power tube drive unit.
4. The universal local protection method for a neutral point clamped three level converter as set forth in claim 1, wherein four power transistors in the neutral point clamped three level converter send off control signals in a predetermined switch off sequence, comprising: and determining the turn-off sequence of the four power tubes through a set protection logic expression of the neutral point clamped three-level converter.
5. The neutral point clamped three level converter general local protection method of claim 4, wherein the protection logic expression is:
PS1＝(FS1+FS2)×GS2×GS1
PS2 delay of ＝FS2×GS1×GS2
PS2/PS3＝(FS2+FS3)×GS2×GS3
PS3 Delay of ＝FS3×GS3×GS4
PS4＝(FS3+FS4)×GS3×GS4
Wherein GS1 to GS4 respectively represent the gate voltage states of four power transistors S1 to S4, the value of which is 1 represents on and 0 represents off; FS 1-FS 4 respectively represent fault states of four power tubes S1-S4, wherein the value of the fault state is 1, and the value of the fault state is 0, which represents no fault; PS1 to PS4 each represent a protection operation signal output to the four power tube driving units, and a value of 1 indicates that the protection operation is performed, and a value of 0 indicates that the protection operation is not performed.
6. The universal local protection method for a neutral point clamped three level converter as set forth in claim 5, wherein the turn-off sequence of the four power transistors is determined based on five logic expressions:
when fs1=1 or fs2=1, and gs1=1 and gs2=1, triggering the protection off power tube S1;
when fs2=1, gs1=1, gs2=1, triggering the protection turn-off power tube S2 after a preset delay time;
when fs2=1 or fs3=1, while gs2=1, gs3=1, the trigger protection immediately turns off the power transistor S2 and the power transistor S3;
when fs3=1, gs3=1, gs4=1, triggering the protection turn-off power tube S3 after a preset delay time;
when fs3=1 or fs4=1, while gs3=1, gs4=1, the protection off power transistor S4 is triggered.
7. A universal local protection circuit for a neutral point clamped three-level converter, the circuit for implementing a universal local protection method for a neutral point clamped three-level converter as claimed in any one of claims 1 to 6, comprising:
according to the protection logic expression, a logic element is adopted on a driving unit of each power tube to establish a local protection circuit, and the circuit comprises an OR gate and four AND gates;
the output end of the OR gate and the output end of the first AND gate are respectively connected with two input ends of a second AND gate, and the output end of the second AND gate is used as the output end of the universal local protection circuit; the output end of the third AND gate is connected with the input end of a fourth AND gate, and the output end of the fourth AND gate is used as the delay output end of the universal local protection circuit;
one input end of the OR gate is connected with one input end of the third AND gate in parallel, and one input signal is shared; one input terminal of the first AND gate is connected in parallel with the other input terminal of the third AND gate, and shares one input signal.
8. The universal local protection circuit for a neutral point clamped three-level converter as recited in claim 7, wherein the local protection circuits in each drive unit are identical, are isolated and connected in the form of optical fibers, and the turn-off logic of the protection circuits is determined through an interface connection relationship, so that the same drive unit can execute corresponding turn-off sequence rules of the switches for power tubes at different positions.
9. A computer readable storage medium storing one or more programs, wherein the one or more programs comprise instructions, which when executed by a computing device, cause the computing device to perform any of the methods of claims 1-6.
10. A computing device, comprising: one or more processors, memory, and one or more programs, wherein the one or more programs are stored in the memory and configured to be executed by the one or more processors, the one or more programs comprising instructions for performing any of the methods of claims 1-6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310075805.1A CN116207960A (en) | 2023-01-16 | 2023-01-16 | Universal local protection method and circuit for neutral point clamped three-level converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310075805.1A CN116207960A (en) | 2023-01-16 | 2023-01-16 | Universal local protection method and circuit for neutral point clamped three-level converter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116207960A true CN116207960A (en) | 2023-06-02 |
Family
ID=86514134
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310075805.1A Pending CN116207960A (en) | 2023-01-16 | 2023-01-16 | Universal local protection method and circuit for neutral point clamped three-level converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116207960A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117498664A (en) * | 2023-12-29 | 2024-02-02 | 江苏莱提电气股份有限公司 | Three-level bridge arm driving control method and circuit |
-
2023
- 2023-01-16 CN CN202310075805.1A patent/CN116207960A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117498664A (en) * | 2023-12-29 | 2024-02-02 | 江苏莱提电气股份有限公司 | Three-level bridge arm driving control method and circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9294010B2 (en) | Method for controlling switching branch of three-level converter and switching branch for three-level converter | |
| EP3399615B1 (en) | Modular multi-level converter and dc failure blocking method therefor | |
| CN102195460B (en) | Power conversion device | |
| CN116207960A (en) | Universal local protection method and circuit for neutral point clamped three-level converter | |
| US9728959B2 (en) | Method for operating an inverter and an inverter | |
| JP6567472B2 (en) | Gate driver drive device | |
| JP2002027665A (en) | Intelligent power module | |
| US8169346B2 (en) | Apparatus and method for processing parallel digital input signals from plurality of circuit breakers | |
| US10097172B2 (en) | Method for protecting a controllable semiconductor switch from overload and short-circuiting in a load circuit | |
| CN109270422B (en) | Evaluation method and device of IGBT device | |
| JP5605183B2 (en) | 3-level power converter protection device | |
| CN116707508A (en) | Standby optocoupler switching circuit, method and device, storage medium and electronic equipment | |
| CN108321758B (en) | Interface method and device of MMC valve control protection device and real-time simulator | |
| CN116260108A (en) | Neutral point clamping type three-level converter local joint protection method and circuit | |
| AU2020441878B2 (en) | Frequency converter IGBT drive control method and control apparatus | |
| CN210804054U (en) | Circuit of CAN bus interface expansion interface | |
| CN111009882B (en) | Failure protection control method and system based on MMC solid state redundancy device | |
| CN112736861A (en) | Direct-current energy router and fault isolation method thereof | |
| CN110795300B (en) | Interrupt monitor and system on chip | |
| CN111130515A (en) | Multi-input protection circuit, input control circuit and electronic equipment | |
| CN112596462B (en) | Output method, device and system based on signal type | |
| JP2006311761A (en) | Digital protection relay system | |
| CN111628666B (en) | Control method of multilevel converter and multilevel converter | |
| EP4142144A1 (en) | Three-level brake chopper and method for controlling three-level brake chopper | |
| WO2012152025A1 (en) | Power source module and power supply system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |