CN115793330A - Pixel structure and display device - Google Patents

Pixel structure and display device Download PDF

Info

Publication number
CN115793330A
CN115793330A CN202111062412.4A CN202111062412A CN115793330A CN 115793330 A CN115793330 A CN 115793330A CN 202111062412 A CN202111062412 A CN 202111062412A CN 115793330 A CN115793330 A CN 115793330A
Authority
CN
China
Prior art keywords
pixel
sub
pixels
group
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202111062412.4A
Other languages
Chinese (zh)
Inventor
姜晶晶
李晓颖
刘晓那
万冀豫
马禹
陈维涛
邵喜斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Beijing BOE Display Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Beijing BOE Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Beijing BOE Display Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202111062412.4A priority Critical patent/CN115793330A/en
Publication of CN115793330A publication Critical patent/CN115793330A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

The disclosure provides a pixel structure and a display device, and belongs to the technical field of display. The pixel structure of the present disclosure includes a plurality of pixel units; the plurality of pixel units form a plurality of first pixel groups which are arranged side by side along a first direction, and the pixel units in any one first pixel group are arranged side by side along a second direction; each of the plurality of pixel units comprises a plurality of sub-pixels, and at least part of the sub-pixels are different in color; the pixel structure is divided into a middle display area and edge display areas positioned on two opposite sides of the middle display area in the first direction; wherein, for the first pixel group located in the edge display region, at least some of the sub-pixels adjacently arranged in the second direction have different colors.

Description

Pixel structure and display device
Technical Field
The disclosure belongs to the technical field of display, and particularly relates to a pixel structure and a display device.
Background
A Thin Film Transistor Liquid Crystal Display (TFT-LCD) is an important flat panel Display device. With the development of display technology, high resolution, high transmittance, large size, low power consumption, and low cost have become the development direction of future display field.
Disclosure of Invention
The present invention is directed to at least one of the problems of the prior art, and provides a pixel structure and a display device.
In a first aspect, an embodiment of the present disclosure provides a pixel structure, including a plurality of pixel units; the plurality of pixel units form a plurality of first pixel groups which are arranged side by side along a first direction, and the pixel units in any one first pixel group are arranged side by side along a second direction; each of the plurality of pixel units comprises a plurality of sub-pixels, and at least part of the sub-pixels are different in color; the pixel structure is divided into a middle display area and edge display areas positioned on two opposite sides of the middle display area in the first direction; wherein, the first and the second end of the pipe are connected with each other,
for the first pixel group positioned in the edge display area, at least part of the sub-pixels adjacently arranged in the second direction have different colors.
And the arrangement rules of the sub-pixels in the pixel units which are positioned in the edge display area and arranged side by side in the first direction are the same.
In the first pixel group, the arrangement rules of the sub-pixels in odd-numbered pixel units are the same, and the arrangement rules of the sub-pixels in even-numbered pixel units are the same.
And in the edge display area, in the first pixel group, part of sub-pixels arranged side by side in the second direction have the same color.
And in the edge display area, the colors of the sub-pixels arranged side by side in the second direction in the first pixel group are different.
The arrangement rules of the sub-pixels in the pixel units arranged side by side in the first direction are the same.
In the middle display area, the arrangement rules of the sub-pixels in the pixel units arranged side by side in the first direction are the same; and the colors of the sub-pixels arranged side by side in the second direction are the same.
The pixel structure further comprises a plurality of grid lines and a plurality of data lines;
each sub-pixel arranged side by side in the first direction is connected with the same grid line;
the sub-pixels arranged side by side in the second direction form a first sub-pixel group; the odd sub-pixels in the ith first sub-pixel group and the even sub-pixels in the (i + 1) th first sub-pixel group are connected with the same data line; or, the even number of sub-pixels in the ith first sub-pixel group and the odd number of sub-pixels in the (i + 1) th first sub-pixel group are connected with the same data line; and i is an integer greater than or equal to 1.
Wherein each sub-pixel comprises a thin film transistor and a pixel electrode; the pixel electrodes of the sub-pixels arranged side by side in the second direction form a pixel electrode group; the pixel electrode group comprises a first side and a second side which are oppositely arranged in the first direction;
the thin film transistors in two sub-pixels adjacently arranged in the second direction are positioned on the first side of the pixel electrode group, and the other thin film transistor is positioned on the second side of the pixel electrode;
the thin film transistors in the sub-pixels arranged side by side in the first direction are located on the first side or the second side of the pixel electrode group in the first sub-pixel group.
Wherein, the sub-pixel in each pixel unit comprises a red sub-pixel, a green sub-pixel and a blue sub-pixel.
The embodiment of the present disclosure also provides a pixel structure, which includes a plurality of pixel units; the plurality of pixel units form a plurality of first pixel groups which are arranged side by side along a first direction, and the pixel units in any one first pixel group are arranged side by side along a second direction; each of the plurality of pixel units comprises a plurality of sub-pixels, and at least part of the sub-pixels are different in color; each of the sub-pixels includes at least a pixel electrode;
the pixel structure is divided into a middle display area and edge display areas positioned on two opposite sides of the middle display area in the first direction; the middle display area and the edge display area respectively comprise a plurality of pixel areas, and one pixel unit is arranged in one pixel area; each of the pixel regions includes a plurality of sub-pixel regions arranged side by side in the first direction; wherein, the first and the second end of the pipe are connected with each other,
for each pixel unit in the first pixel group in the edge display area, the pixel electrodes in at least some of the sub-pixels are located in at least two sub-pixel areas.
Wherein each of the pixel electrodes includes a plurality of sub-electrodes; and the sub-electrodes positioned in the same sub-pixel area are arranged side by side along a second direction.
And each sub-electrode in the same sub-pixel region belongs to different sub-pixels respectively.
Wherein the number of the sub-pixel regions and the sub-pixels in each pixel region is the same; each sub-pixel further comprises a thin film transistor, and one thin film transistor is arranged in one sub-pixel area; the pixel structure further comprises a grid line and a data line; the sub-electrodes closest to the grid line in each pixel unit respectively belong to different sub-pixels;
the grid electrodes of the thin film transistors in the sub-pixel areas arranged side by side in the first direction are connected with the same grid line; the drain electrode of each thin film transistor is connected with the sub-electrode closest to the grid line connected with the grid electrode of the thin film transistor.
Wherein the sub-electrodes arranged side by side in the second direction constitute a sub-electrode group; the sub-electrode group comprises a first side and a second side which are oppositely arranged along the first direction;
thin film transistors in two of the sub-pixel regions adjacently arranged in the second direction, one on a first side of the sub-electrode group and the other on a second side of the sub-electrode group;
and the thin film transistors in the sub-pixel areas which are arranged side by side in the first direction are positioned on the first side or the second side of the sub-electrode group.
And the arrangement rules of the sub-pixels in each pixel unit are the same.
Wherein, the sub-pixel in each pixel unit comprises a red sub-pixel, a green sub-pixel and a blue sub-pixel.
In a second aspect, embodiments of the present disclosure provide a display device including at least one display panel; wherein, any display panel comprises any pixel structure.
Drawings
FIG. 1 is a schematic diagram of an exemplary pixel structure;
FIG. 2 is a schematic diagram of a sub-pixel of the pixel structure shown in FIG. 1;
fig. 3 is a schematic diagram of a pixel structure according to an embodiment of the disclosure;
FIG. 4 is another schematic diagram of a pixel structure according to an embodiment of the disclosure;
FIG. 5 is a schematic diagram of another pixel structure according to an embodiment of the disclosure;
FIG. 6 is another schematic diagram of a pixel structure according to an embodiment of the disclosure;
FIG. 7 is another schematic diagram of a pixel structure according to an embodiment of the disclosure;
FIG. 8 is a diagram illustrating another pixel structure according to an embodiment of the present disclosure;
FIG. 9 is a schematic diagram of another pixel structure according to an embodiment of the disclosure;
fig. 10 is a schematic region distribution diagram of a pixel structure according to an embodiment of the disclosure;
FIG. 11 is an enlarged view of one pixel cell in the pixel structure of FIG. 9;
fig. 12 is another schematic diagram of a pixel structure according to an embodiment of the disclosure.
Detailed Description
In order to make the technical solutions of the present invention better understood, the present invention is further described in detail with reference to the accompanying drawings and the detailed description below.
Unless otherwise defined, technical or scientific terms used herein shall have the ordinary meaning as understood by one of ordinary skill in the art to which this disclosure belongs. The use of "first," "second," and similar terms in this disclosure is not intended to indicate any order, quantity, or importance, but rather is used to distinguish one element from another. Also, the use of the terms "a," "an," or "the" and similar referents do not denote a limitation of quantity, but rather denote the presence of at least one. The word "comprising" or "comprises", and the like, means that the element or item listed before the word covers the element or item listed after the word and its equivalents, but does not exclude other elements or items. The terms "connected" or "coupled" and the like are not restricted to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "upper", "lower", "left", "right", and the like are used merely to indicate relative positional relationships, and when the absolute position of the object being described is changed, the relative positional relationships may also be changed accordingly.
FIG. 1 is a schematic diagram of an exemplary pixel structure; as shown in fig. 1, the pixel structure includes a plurality of pixel units 10, a plurality of gate lines GL and a plurality of data lines DL; here, each pixel unit 10 includes a plurality of sub-pixels 100, and in the embodiment of the present disclosure, the sub-pixels 100 in each pixel unit 10 are, for example, a red sub-pixel R, a green sub-pixel G, and a blue sub-pixel B. Here, the arrangement rule of the sub-pixels 100 in the pixel units 10 arranged side by side in the first direction X is the same. For example: the sub-pixels 100 (from left to right) in the first row of the pixel units 10 are arranged in the arrangement of the red, green, and blue sub-pixels R, G, and B, and the sub-pixels 100 (from left to right) in the second row of the pixel units 10 are arranged in the arrangement of the green, blue, and red sub-pixels G, B, and R. With continued reference to fig. 1, in the pixel structure, the sub-pixels 100 arranged side by side in the second direction Y have the same color, for example: the sub-pixels 100 arranged side by side in the second direction Y are all red sub-pixels R.
The color of the sub-pixel 100 depends on the color of the filter in the sub-pixel 100, and if the filter in the sub-pixel 100 is red, the sub-pixel 100 is referred to as a red sub-pixel R, and similarly, if the filter in the sub-pixel 100 is green, the sub-pixel 100 is referred to as a green sub-pixel G, and if the filter in the sub-pixel 100 is blue, the sub-pixel 100 is referred to as a blue sub-pixel B.
FIG. 2 is a schematic diagram of a sub-pixel of the pixel structure shown in FIG. 1; as shown in fig. 2, the subpixel 100 includes a thin film transistor TFT and a pixel electrode 20 disposed on a first substrate 11, a common electrode 40, a color filter 50 (shown as a red filter) and a black matrix BM disposed on a second substrate base 11', and liquid crystal molecules 30 disposed between the pixel electrode 20 and the common electrode 40. The gate electrode of the thin film transistor TFT is connected to the gate line GL, the source data line DL of the thin film transistor TFT, and the drain electrode of the thin film transistor TFT is connected to the pixel electrode 20. When the working level is applied to the gate line GL, the thin film transistor TFT is turned on, the data voltage written on the data line DL is applied to the pixel electrode 20, an electric field generated between the pixel electrode 20 and the common electrode 40 drives the liquid crystal molecules 30 to deflect, light emitted by the backlight source is emitted through the pixel electrode 20, the layer where the liquid crystal molecules 30 are located, the common electrode 40 and the red filter, and at this time, the sub-pixel 100 emits red light. When the pixel structure is applied to a display panel, a Printed Circuit Board (PCB) is bound to a first substrate to provide a driving signal for a signal line such as a gate line GL. And need use the mark of binding on the first basement edge in binding the technology, when lower polaroid was attached to the first basement this moment, need avoid binding the mark, the edge of first basement then can't be attached to lower polaroid this moment, along with display panel's narrow limit, then cause the problem of light leak this moment easily. To avoid the problem of light leakage, ink is usually applied to the edge of the first substrate (where there is no lower polarizer). However, the cohesiveness of the ink is poor, and in order to avoid the problem of glue failure, the position where the frame of the backlight module is cohered with the display panel needs to be kept away from the ink as much as possible, so that the backlight module is 0.25mm more than the display panel. However, the frame is only 0.87 mm to 0.97mm, at this time, the frame part invades into the display area, and the shielding distance of the local area is different due to the influence of the linearity and the bonding precision of the frame, as shown in fig. 1, the sub-pixels 100 arranged side by side in the second direction Y in the pixel structure have the same color, and at this time, the macro display is a rainbow line, and the colors displayed on the left and right sides of the display panel are not the same.
In view of the above problems, the following technical solutions are provided in the embodiments of the present disclosure.
In a first aspect, fig. 3 is a schematic diagram of a pixel structure according to an embodiment of the disclosure; as shown in fig. 3, the present disclosure provides a pixel structure including a plurality of pixel units 10; the plurality of pixel units 10 form a plurality of first pixel groups 1 arranged side by side along a first direction X, and the pixel units 10 in any one of the first pixel groups 1 are arranged side by side along a second direction Y; each pixel unit 10 includes a plurality of sub-pixels 100, and at least some of the plurality of sub-pixels 100 are different in color. For example: each pixel unit 10 includes 3 sub-pixels 100, which are a red sub-pixel R, a green sub-pixel G, and a blue sub-pixel B; in the following examples: each pixel unit 10 includes 4 sub-pixels 100, and the 4 sub-pixels 100 may include 2 green sub-pixels G,1 red sub-pixel R, and 1 blue sub-pixel B. In the embodiment of the present disclosure, each pixel unit 10 includes 3 sub-pixels 100, i.e., a red sub-pixel R, a green sub-pixel G, and a blue sub-pixel B.
The pixel structure is divided into a middle display area Q1 and edge display areas Q2 which are positioned at two opposite sides of the middle display area Q1 in the first direction X; for the first pixel group 1 located in the edge display region Q2, at least some of the sub-pixels 100 adjacently disposed in the second direction Y are different in color. For example: any sub-pixels 100 arranged side by side in the second direction Y constitute first sub-pixel 100 groups, each first pixel group 1 including three first sub-pixel 100 groups; for the three first sub-pixel 100 groups in each first pixel group 1 of the edge display region Q2, one of the first sub-pixel 100 groups (from top to bottom) has the red sub-pixel R and the blue sub-pixel B alternately disposed, one of the first sub-pixel 100 groups (from top to bottom) has the blue sub-pixel B and the red sub-pixel R alternately disposed, and the other first sub-pixel 100 group only includes the green sub-pixel G.
In the embodiment of the present disclosure, for any first pixel group 1 located in the edge display region Q2, at least some of the sub-pixels 100 adjacently disposed in the second direction Y have different colors, that is, for any first pixel group 1 located in the edge display region Q2, at least some of the sub-pixels 100 in the pixel units 10 adjacently disposed in the second direction Y have different arrangement rules, for example: the red sub-pixel R, the green sub-pixel G and the blue sub-pixel B in one pixel unit 10 are sequentially arranged from left to right, and the blue sub-pixel B, the green sub-pixel G and the red sub-pixel R in another pixel unit 10 are sequentially arranged from left to right. At this time, when the pixel structure in the embodiment of the present disclosure is applied to a display panel, even if the frame blocks part of the edge display region Q2, the risk of intensively blocking a plurality of sub-pixels 100 of the same color continuously arranged in the second direction Y is reduced, thereby reducing the range of occurrence of rainbow-marks.
The pixel structure in the embodiments of the present disclosure is described below with reference to specific examples. Note that, in each of the following examples, each pixel unit 10 includes a red sub-pixel R, a green sub-pixel G, and a blue sub-pixel B. Among them, a plurality of sub-pixels 100 arranged side by side in the second direction Y constitute one first sub-pixel 100 group.
The first example: referring to fig. 3, the pixel array includes a plurality of first pixel groups 1 arranged side by side along a first direction X, any one of the first pixels includes a plurality of pixel units 10 arranged side by side along a second direction Y, and each of the pixel units 10 includes three sub-pixels 100 arranged side by side along the first direction X, namely, a red sub-pixel R, a green sub-pixel G, and a blue sub-pixel B. Any sub-pixels 100 arranged side by side along the second direction Y constitute a first sub-pixel 100 group. The pixel structure is divided into a middle display area Q1 and edge display areas Q2 located at two opposite sides of the middle display area Q1 in the first direction X. In any first pixel group 1 of the edge display region Q2, for any two adjacent pixel units 10 in the second direction Y, one of the two adjacent pixel units includes a red subpixel R, a green subpixel G, and a blue subpixel B that are sequentially arranged from left to right; the other includes a blue subpixel B, a green subpixel G, and a red subpixel R arranged in order from left to right. That is, for three first sub-pixel 100 groups located in the first pixel group 1 of the edge display region Q2, two of which are red sub-pixels R and blue sub-pixels B alternately arranged, the remaining one includes only green sub-pixels G. For the first pixel groups 1 located in the middle display area Q1, the arrangement rule of the pixel units 10 in each first pixel group 1 is the same as the arrangement rule of the pixel units 10 in the first pixel group 1 in the edge display area Q2. That is, the arrangement rule of the sub-pixels 100 in the respective pixel units 10 arranged side by side in the first direction X is the same. Therefore, the range of rainbow patterns caused when the frame shields the edge display area Q2 can be reduced, and the preparation of a pixel structure is facilitated.
In some examples, fig. 4 is another schematic diagram of a pixel structure according to an embodiment of the disclosure, and as shown in fig. 4, the pixel structure includes not only a plurality of pixel units 10, but also a plurality of gate lines GL and a plurality of data lines DL. The gate lines GL extend along a first direction X and are arranged side by side along a second direction Y; the plurality of data lines DL extend in the second direction Y and are arranged side by side in the first direction X. The first direction X and the second direction Y intersect each other, and at this time, the gate lines GL and the data lines DL intersect each other to define a plurality of sub-pixel regions 100a, and one sub-pixel 100 is disposed in each sub-pixel region 100a. The sub-pixels 100 arranged side by side in the first direction X are connected to the same gate line GL, i.e. the sub-pixels 100 in the same row have one gate line GL control. The odd sub-pixels 100 in the ith first sub-pixel 100 group and the even sub-pixels 100 in the (i + 1) th first sub-pixel 100 group are connected to the same data line DL; or, the even sub-pixels 100 in the ith first sub-pixel 100 group and the odd sub-pixels 100 in the (i + 1) th first sub-pixel 100 group are connected to the same data line DL; i is an integer greater than or equal to 1. That is, the sub-pixels 100 in a first sub-pixel 100 group are written with data from two data lines DL, and the data lines DL connecting the sub-pixels 100 adjacently disposed in the same first sub-pixel 100 group are different. Specifically, each sub-pixel 100 includes at least a thin film transistor TFT and a pixel electrode 20; the gate electrode of the thin film transistor TFT is connected to the gate line GL, the source electrode of the thin film transistor TFT is connected to the data line DL, and the drain electrode of the thin film transistor TFT is connected to the pixel electrode 20. The pixel electrodes 20 in each first sub-pixel 100 group constitute a pixel electrode 20 group, the pixel electrode 20 group including a first side and a second side oppositely disposed in the first direction X; the thin film transistors TFT in two sub-pixels 100 adjacently disposed in the second direction Y, one on the first side of the group of pixel electrodes 20 and the other on the second side of the pixel electrodes 20; the TFTs in each of the sub-pixels 100 arranged side by side in the first direction X are located on the first side or the second side of the pixel electrode 20 group in the first sub-pixel 100 group. In this case, referring to fig. 4, the thin film transistors TFT are disposed on both left and right sides of each data line DL except for the first data line DL and the last data line DL, and the thin film transistors TFT on both sides are alternately disposed, so that the display uniformity of the display panel having the pixel structure can be effectively applied.
Fig. 5 is a schematic diagram of another pixel structure according to an embodiment of the disclosure; as shown in fig. 5, in some examples, in the intermediate display region Q1, the colors of the sub-pixels 100 within each first sub-pixel 100 group may also be the same. For example: in the intermediate display region Q1, the subpixels 100 in the respective pixel units 10 are arranged in order of the red subpixel R, the green subpixel G, and the blue subpixel B in the first direction X.
The second example is: FIGS. 6 and 7 are schematic diagrams of another pixel structure of an embodiment of the disclosure; as shown in fig. 6 and 7, the pixel structure is substantially the same as the pixel structure of fig. 3, except that the color of the adjacent sub-pixels 100 in any one of the first pixel groups 111 is different in the pixel structure of fig. 6 and 7. For example: for any first pixel group 111, the sub-pixels 100 in the first pixel unit 10 from top to bottom are a red sub-pixel R, a green sub-pixel G and a blue sub-pixel B from left to right; the sub-pixels 100 in the second pixel unit 10 are a green sub-pixel G, a blue sub-pixel B and a red sub-pixel R from left to right; the sub-pixels 100 in the second pixel unit 10 are a blue sub-pixel B, a red sub-pixel R, and a green sub-pixel G, respectively, from left to right. In some examples, the arrangement rule of the sub-pixels 100 in the respective pixel units 10 arranged side by side in the first direction X is the same.
With continued reference to fig. 6, in the pixel structure, the pixel units 10 in the first pixel group 1 located in the edge display region Q2 and the middle display region Q1 are arranged in the same manner. And the arrangement rule of the sub-pixels 100 in the pixel units 10 arranged side by side in the first direction X is the same. The arrangement mode enables the display uniformity of the display panel applying the pixel structure to be better.
Fig. 8 is a schematic diagram of another pixel structure according to the embodiment of the present disclosure; as shown in fig. 8, the arrangement rule of the pixel units 10 in the first pixel group 1 in the edge display region Q2 is different from the arrangement rule of the pixel units 10 in the first pixel group 1 in the middle display region Q1. In the intermediate display region Q1, the colors of the respective sub-pixels 100 located in the same first sub-pixel 100 group are the same. For example: any one of the pixel units 10 of the middle display region Q1 includes a red subpixel R, a green subpixel G, and a blue subpixel B arranged in sequence from left to right in the first direction X. The arrangement rule of the pixel units 10 in the edge display region Q2 is the same as that shown in fig. 6, and therefore, the description thereof is not repeated.
FIG. 9 is a schematic diagram of another pixel structure according to an embodiment of the disclosure; fig. 10 is a schematic region distribution diagram of a pixel structure according to an embodiment of the disclosure; as shown in fig. 9 and 10, the embodiment of the present disclosure further provides a pixel structure, which includes a plurality of pixel units 10, the plurality of pixel units 10 form a plurality of first pixel groups 1 arranged side by side along a first direction X, and the pixel units 10 in any first pixel group 1 are arranged side by side along a second direction Y. Each pixel unit 10 in the pixel structure includes a plurality of sub-pixels 100, and at least some of the sub-pixels 100 have different colors. For example: each pixel unit 10 includes 1 red subpixel R, 1 green subpixel G, and 1 blue subpixel B; for another example: each pixel cell 10 includes 1 red subpixel R, 2 green subpixels G, and 1 blue subpixel B. It is also exemplified that each pixel unit 10 includes 1 red subpixel R, 1 green subpixel G, and 1 blue subpixel B.
With continued reference to fig. 9, the pixel structure includes a middle display region Q1, and edge display regions Q2 located at two opposite sides of the middle display region Q1 in the first direction X. A plurality of pixel regions 10a are included in each of the middle display region Q1 and the edge display region Q2, and one pixel unit 10 is disposed in one pixel region 10a, for example: the pixel units 10 and the pixel regions 10a are disposed in one-to-one correspondence. Each of the pixel regions 10a includes a plurality of sub-pixel regions 100a arranged side by side in the first direction X. Wherein the number of the sub-pixel regions 100a in each pixel region 10a may be the same as the number of the sub-pixels 100 in each pixel unit 10. For example: the number of sub-pixels 100 in each pixel unit 10 in the embodiment of the present disclosure is 3, and the number of corresponding sub-pixel regions 100a in each pixel region 10a is also 3. Each sub-pixel 100 includes at least a pixel unit 10. For each pixel unit 10 in the first pixel group 1 in the edge display region Q2, the pixel electrodes 20 in at least some of the sub-pixels 100 are located in at least two sub-pixel regions 100a. For example: the pixel electrodes 20 in the sub-pixels 100 in the edge display region Q2 each include 3 sub-electrodes 21, that is, 9 sub-electrodes 21 are included in one pixel unit 10, and the 3 sub-electrodes 21 of each pixel electrode 20 in each pixel unit 10 are respectively located in the three sub-pixel regions 100a. It should be understood that the 3 sub-electrodes 21 of each pixel electrode 20 are electrically connected.
Since the pixel electrodes 20 of at least some of the sub-pixels 100 in the edge display area Q2 are located in at least two sub-pixel areas 100a, at least some of the sub-pixels 100 in each pixel unit 10 are not rectangular, so that the sub-pixels 100a in the edge display area Q2 that are arranged side by side along the second direction Y do not display the same color, and even if the frame blocks part of the edge display area Q2, the risk of intensively blocking a plurality of sub-pixels 100 that are continuously arranged in the second direction Y and have the same color is reduced, thereby reducing the range of occurrence of rainbow stripes.
In some examples, each of the pixel electrodes 20 includes a plurality of sub-electrodes 21; the sub-electrodes 21 in the same sub-pixel area 100a are arranged side by side along the second direction Y. And each sub-electrode 21 in the same sub-pixel area 100a belongs to a different sub-pixel 100. In order to make the structure in each pixel unit 10 of the edge display region Q2 more clear in the embodiment of the present disclosure; the following description will be made by taking an enlarged view of one pixel cell 10 illustrated in fig. 11 as an example. As shown in fig. 11, each pixel unit 10 includes a red subpixel R, a green subpixel G, and a blue subpixel B; the pixel electrodes 20 of the red, green and blue sub-pixels R, G and B each include 3 sub-electrodes 21, which are referred to as a first sub-electrode, a second sub-electrode and a second sub-electrode, respectively. First sub-electrodes of a red sub-pixel R, a blue sub-pixel B and a green sub-pixel G are sequentially arranged in a first sub-pixel area 100a from left to right, second sub-electrodes of the green sub-pixel G, the red sub-pixel R and the blue sub-pixel B are sequentially arranged in a second sub-pixel area 100a from top to bottom, and third sub-electrodes of the blue sub-pixel B, the green sub-pixel G and the red sub-pixel R are sequentially arranged in the second sub-pixel area 100a from top to bottom.
In some examples, the arrangement rules of the sub-pixels 100 in each pixel unit 10 in the edge display region Q2 of the pixel structure are the same. For example: the pixel unit 10 structure shown in fig. 11 may be employed for each pixel unit 10 located in the edge display region Q2. Thus, the preparation is convenient, and the display is uniform. Further, the arrangement rule of the sub-pixels 100 of the pixel unit 10 in the middle display area Q1 of the pixel structure may be the same as the arrangement rule of the sub-pixels 100 in each pixel unit 10 in the edge display area Q2. For example, each pixel unit 10 in the pixel structure may adopt the pixel unit 10 structure shown in fig. 11.
In some examples, in order to more clearly understand the specific structure of the pixel structure, each pixel unit 10 is designed according to the structure of the pixel unit 10 shown in fig. 11. Fig. 12 is another schematic diagram of a pixel structure according to an embodiment of the disclosure; as shown in fig. 12, the pixel structure may include not only the sub-pixel 100 described above, but also a plurality of gate lines GL extending in the first direction X and arranged side by side in the second direction Y, and a plurality of data lines DL extending in the second direction Y and arranged side by side in the first direction X. The gate lines GL and the data lines DL are arranged to cross to form a plurality of sub-pixel regions 100a. Each sub-pixel 100 includes not only the pixel electrode 20 but also a thin film transistor TFT, one of which is disposed in each sub-pixel region 100a. The gate electrode of the TFT is connected to the gate line GL, the source electrode of the TFT is connected to the data line DL, and the drain electrode of the TFT is connected to one of the sub-electrodes 21 of the corresponding sub-pixel 100. Preferably, the drain electrode of each thin film transistor TFT is connected to the sub-electrode 21 closest to the gate line GL to which the gate electrode of the thin film transistor TFT is connected. For example: referring to fig. 12, the thin film transistor TFT of the blue subpixel B is positioned in the first subpixel region 100a from left to right, and a drain thereof is connected to the first sub-electrode of the blue subpixel B; the thin film transistor TFT of the red subpixel R is located in the second subpixel region 100a from left to right, and a drain of the thin film transistor TFT is connected to the second sub-electrode of the red subpixel R; the thin film transistor TFT of the green subpixel G is located in the third subpixel region 100a from left to right, and a drain thereof is connected to the third sub-electrode of the green subpixel G.
Further, a plurality of first sub-electrodes arranged side by side in the first direction X constitute a group of sub-electrodes 21. Each sub-electrode 21 group includes a first side (left side) and a second side (right side) oppositely disposed in the first direction X; the thin film transistors TFT in the two sub-pixel regions 100a adjacently disposed in the second direction Y, one on the first side of the group of sub-electrodes 21 and the other on the second side of the group of sub-electrodes 21; the thin film transistors TFT in each of the subpixel areas 100a arranged side by side in the first direction X are located on the same side (first side or second side) as the group of the sub-electrodes 21. In this case, referring to fig. 12, the thin film transistors TFT are disposed on both left and right sides of each data line DL except for the first data line DL and the last data line DL, and the thin film transistors TFT on both sides are alternately disposed, so that the display uniformity of the display panel having the pixel structure can be effectively applied.
Further, with continued reference to fig. 12, the sub-pixel regions 100a arranged side by side in the second direction Y constitute a first sub-pixel region group 101a; the gates of the thin film transistors TFT of the sub-pixel regions 100a arranged side by side in the first direction X are connected to the same gate line GL; the sources of the thin film transistors TFTs in the odd-numbered sub-pixel regions 100a in the ith first sub-pixel region group 101a and the sources of the thin film transistors TFTs in the even-numbered sub-pixel regions 100a in the (i + 1) th first sub-pixel region group 101a are connected to the same data line DL; or, the sources of the thin film transistors TFTs in the even-numbered sub-pixel regions 100a in the ith first sub-pixel 100 group are connected to the same data line DL as the sources of the thin film transistors TFTs in the odd-numbered sub-pixel regions 100a in the (i + 1) th first sub-pixel region group 101a; i is an integer greater than or equal to 1. That is, the data writing is performed on the thin film transistors TFT of the sub-pixels 100 in one first sub-pixel region group 101a by two data lines DL, and the data lines DL connected to the sources of the thin film transistors TFT in the sub-pixel regions 100a adjacently disposed in the same first sub-pixel region group 101a are different.
It should be noted that, in any of the above examples, each sub-pixel 100 may include not only the thin film transistor TFT and the pixel electrode 20, but also the common electrode 40, the color filter 50, and other structures, which are not listed here. The color of the color filter 50 determines the color of the sub-pixel 100. Moreover, the shape of each color filter 50 corresponds to the shape of the pixel electrode 20 of the sub-pixel 100 in which it is located. For example: the pixel electrode 20 is rectangular, and the color filter 50 is also rectangular. For another example: the pixel electrode 20 includes 3 sub-electrodes 21, the corresponding color filter 50 includes sub-structures corresponding to the sub-electrodes 21 one to one, and the sub-electrodes 21 are disposed corresponding to the shapes of the sub-structures.
In a second aspect, an embodiment of the disclosure further provides a display device, which includes at least one display panel, and any display panel includes any pixel structure described above.
Further, the display device may be a tiled screen, i.e. comprising a plurality of display panels. Since the pixel structure in the display panel is the above structure, the risk of intensively shielding a plurality of sub-pixels 100 of the same color continuously arranged in the second direction Y is reduced, thereby reducing the range of occurrence of rainbow fringes.
It will be understood that the above embodiments are merely exemplary embodiments taken to illustrate the principles of the present invention, which is not limited thereto. It will be apparent to those skilled in the art that various modifications and improvements can be made without departing from the spirit and substance of the invention, and these modifications and improvements are also considered to be within the scope of the invention.

Claims (18)

1. A pixel structure includes a plurality of pixel units; the plurality of pixel units form a plurality of first pixel groups which are arranged side by side along a first direction, and the pixel units in any one first pixel group are arranged side by side along a second direction; each of the plurality of pixel units comprises a plurality of sub-pixels, and at least part of the sub-pixels are different in color; the pixel structure is divided into a middle display area and edge display areas positioned on two opposite sides of the middle display area in the first direction; wherein the content of the first and second substances,
for the first pixel group positioned in the edge display area, at least part of the sub-pixels adjacently arranged in the second direction have different colors.
2. The pixel structure according to claim 1, wherein the arrangement rules of the sub-pixels in the pixel units that are located in the edge display region and arranged side by side in the first direction are the same.
3. The pixel structure according to claim 2, wherein in the edge display region, in the first pixel group, the arrangement rules of the sub-pixels in odd-numbered pixel units are the same, and the arrangement rules of the sub-pixels in even-numbered pixel units are the same.
4. The pixel structure according to claim 2, wherein, in the edge display region, part of the sub-pixels arranged side by side in the second direction have the same color in the first pixel group.
5. The pixel structure according to claim 2, wherein the sub-pixels in the edge display region arranged side by side in the second direction are different in color in the first pixel group.
6. The pixel structure according to any one of claims 1 to 5, wherein arrangement rules of sub-pixels in the pixel units arranged side by side in the first direction are the same.
7. The pixel structure according to any one of claims 1-5, wherein in the intermediate display region, arrangement rules of sub-pixels in each of the pixel units arranged side by side in the first direction are the same; and the colors of the sub-pixels arranged side by side in the second direction are the same.
8. The pixel structure according to any one of claims 1-5, further comprising a plurality of gate lines and a plurality of data lines;
each sub-pixel arranged side by side in the first direction is connected with the same grid line;
the sub-pixels arranged side by side in the second direction form a first sub-pixel group; the odd sub-pixels in the ith first sub-pixel group and the even sub-pixels in the (i + 1) th first sub-pixel group are connected with the same data line; or, the even number of sub-pixels in the ith first sub-pixel group and the odd number of sub-pixels in the (i + 1) th first sub-pixel group are connected with the same data line; and i is an integer greater than or equal to 1.
9. The pixel structure according to claim 8, wherein each of the sub-pixels includes a thin film transistor and a pixel electrode therein; the pixel electrodes of the sub-pixels arranged side by side in the second direction form a pixel electrode group; the pixel electrode group comprises a first side and a second side which are oppositely arranged in the first direction;
thin film transistors in two of the sub-pixels adjacently arranged in the second direction, one of the thin film transistors being located on a first side of the pixel electrode group, and the other of the thin film transistors being located on a second side of the pixel electrode group;
the thin film transistors in the sub-pixels arranged side by side in the first direction are located on the first side or the second side of the pixel electrode group in the first sub-pixel group.
10. The pixel structure of any one of claims 1-5, wherein the sub-pixels in each of the pixel units comprise red, green, and blue sub-pixels.
11. A pixel structure includes a plurality of pixel units; the pixel units form a plurality of first pixel groups arranged side by side along a first direction, and the pixel units in any one first pixel group are arranged side by side along a second direction; each of the plurality of pixel units comprises a plurality of sub-pixels, and at least part of the sub-pixels are different in color; each of the sub-pixels includes at least a pixel electrode;
the pixel structure is divided into a middle display area and edge display areas positioned on two opposite sides of the middle display area in the first direction; the middle display area and the edge display area respectively comprise a plurality of pixel areas, and one pixel unit is arranged in one pixel area; each of the pixel regions includes a plurality of sub-pixel regions arranged side by side in the first direction; wherein the content of the first and second substances,
for each pixel unit in the first pixel group in the edge display area, the pixel electrodes in at least some of the sub-pixels are located in at least two sub-pixel areas.
12. The pixel structure of claim 11, wherein each of said pixel electrodes comprises a plurality of sub-electrodes; and the sub-electrodes positioned in the same sub-pixel area are arranged side by side along a second direction.
13. The pixel structure according to claim 12, wherein each of the sub-electrodes in the same sub-pixel region belongs to a different sub-pixel.
14. The pixel structure of claim 13, wherein the number of the sub-pixel regions and the sub-pixels in each of the pixel regions is the same; each sub-pixel further comprises a thin film transistor, and one thin film transistor is arranged in one sub-pixel area; the pixel structure further comprises a grid line and a data line; the sub-electrodes closest to the grid line in each pixel unit respectively belong to different sub-pixels;
the grid electrodes of the thin film transistors in the sub-pixel areas arranged side by side in the first direction are connected with the same grid line; the drain electrode of each thin film transistor is connected with the sub-electrode closest to the grid line connected with the grid electrode of the thin film transistor.
15. The pixel structure according to claim 14, wherein the respective sub-electrodes arranged side by side in the second direction constitute a sub-electrode group; the sub-electrode group comprises a first side and a second side which are oppositely arranged along the first direction;
thin film transistors in two of the sub-pixel regions adjacently arranged in the second direction, one of the thin film transistors being located on a first side of the sub-electrode group, and the other of the thin film transistors being located on a second side of the sub-electrode group;
and the thin film transistors in the sub-pixel areas which are arranged side by side in the first direction are positioned on the first side or the second side of the sub-electrode group.
16. The pixel structure according to any of claims 11-15, wherein the arrangement of the sub-pixels in each pixel unit is the same.
17. The pixel structure according to any one of claims 11-15, wherein the sub-pixels in each of the pixel units comprise a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
18. A display device includes at least one display panel; wherein any of the display panels comprises a pixel structure according to any of claims 1-17.
CN202111062412.4A 2021-09-10 2021-09-10 Pixel structure and display device Pending CN115793330A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111062412.4A CN115793330A (en) 2021-09-10 2021-09-10 Pixel structure and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111062412.4A CN115793330A (en) 2021-09-10 2021-09-10 Pixel structure and display device

Publications (1)

Publication Number Publication Date
CN115793330A true CN115793330A (en) 2023-03-14

Family

ID=85473355

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111062412.4A Pending CN115793330A (en) 2021-09-10 2021-09-10 Pixel structure and display device

Country Status (1)

Country Link
CN (1) CN115793330A (en)

Similar Documents

Publication Publication Date Title
US11205395B2 (en) Display device
US9378690B2 (en) Liquid crystal display panel and driving method thereof, and display device
US10529294B2 (en) Display device
KR101501497B1 (en) Liquid crystal display
KR20040098728A (en) Liquid crystal display panel of horizontal electronic field applying type
JP2009036795A (en) Liquid crystal display device
US10916210B2 (en) Display apparatus and light control apparatus
US8035767B2 (en) Liquid crystal display
US10559270B2 (en) Array substrate and display panel
KR20160130061A (en) Liquid crystal display
KR20160137725A (en) Display Device
US20200271987A1 (en) Display device
US11698558B2 (en) Display device with multi-domain method
CN105929586A (en) Touch display panel and touch display device
US11054704B2 (en) Light source device for display device and liquid crystal display device
CN112782886B (en) Array substrate and touch display panel
CN115793330A (en) Pixel structure and display device
CN114280857A (en) Pixel structure, display panel and display device
CN101592835A (en) Dot structure, active assembly array base plate, display panel and display device
US11579504B2 (en) Thin film transistor array substrate and display panel using same
US11460745B2 (en) Display with two thin film transistor substrates
CN113539203B (en) Display panel's drive arrangement, display device
US11640089B2 (en) Liquid crystal display device and display system
US10768440B2 (en) Barrier panel and display device including the same
CN112462550B (en) Display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination