CN115658692A - Proof-reading analysis method and device suitable for schematic diagram netlist and electronic equipment - Google Patents
Proof-reading analysis method and device suitable for schematic diagram netlist and electronic equipment Download PDFInfo
- Publication number
- CN115658692A CN115658692A CN202211335505.4A CN202211335505A CN115658692A CN 115658692 A CN115658692 A CN 115658692A CN 202211335505 A CN202211335505 A CN 202211335505A CN 115658692 A CN115658692 A CN 115658692A
- Authority
- CN
- China
- Prior art keywords
- netlist
- similarity
- network
- schematic diagram
- rule
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 title claims abstract description 111
- 230000001915 proofreading effect Effects 0.000 title claims abstract description 33
- 238000004458 analytical method Methods 0.000 title claims abstract description 31
- 238000004806 packaging method and process Methods 0.000 claims abstract description 56
- 238000000034 method Methods 0.000 claims abstract description 31
- 238000005538 encapsulation Methods 0.000 claims abstract description 18
- 230000002194 synthesizing effect Effects 0.000 claims abstract description 10
- 238000012937 correction Methods 0.000 claims description 22
- 238000007689 inspection Methods 0.000 claims description 8
- 239000000126 substance Substances 0.000 claims description 2
- 238000012423 maintenance Methods 0.000 abstract description 2
- 238000013461 design Methods 0.000 description 11
- 238000012545 processing Methods 0.000 description 3
- 238000012549 training Methods 0.000 description 3
- AVPYQKSLYISFPO-UHFFFAOYSA-N 4-chlorobenzaldehyde Chemical compound ClC1=CC=C(C=O)C=C1 AVPYQKSLYISFPO-UHFFFAOYSA-N 0.000 description 2
- 102100036360 Cadherin-3 Human genes 0.000 description 2
- 101000714553 Homo sapiens Cadherin-3 Proteins 0.000 description 2
- -1 PADS Chemical compound 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 238000010835 comparative analysis Methods 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012552 review Methods 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- MINPZZUPSSVGJN-UHFFFAOYSA-N 1,1,1,4,4,4-hexachlorobutane Chemical compound ClC(Cl)(Cl)CCC(Cl)(Cl)Cl MINPZZUPSSVGJN-UHFFFAOYSA-N 0.000 description 1
- 102100036167 CXXC-type zinc finger protein 5 Human genes 0.000 description 1
- 101150049492 DVR gene Proteins 0.000 description 1
- 101000947154 Homo sapiens CXXC-type zinc finger protein 5 Proteins 0.000 description 1
- 241000282312 Proteles Species 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses a proof-reading analysis method, an analysis device and electronic equipment suitable for a schematic diagram netlist, which are used for obtaining the schematic diagram netlist to be judged and formatting schematic diagram netlist data; obtaining a schematic diagram rule netlist library and formatting schematic diagram rule netlist library data; comparing the packaging information net list with the packaging information rule net list library, and obtaining the package with the highest packaging similarity; comparing the network connection information netlist with the network connection information rule netlist library, and obtaining a network with the highest network similarity; synthesizing the highest encapsulation similarity and the highest network similarity to obtain a total similarity; obtaining a schematic diagram rule netlist corresponding to the total similarity, and outputting proofreading information after proofreading the schematic diagram netlist; the method comprises the steps of performing similarity analysis on the basis of packaging information and network connection information to obtain a final schematic diagram rule netlist, then performing proofreading and outputting proofreading information; the efficiency is improved, and the maintenance cost is reduced.
Description
Technical Field
The invention relates to the field of electric schematic diagram proofreading analysis, in particular to a proofreading analysis method, an analysis device and electronic equipment suitable for a schematic diagram netlist.
Background
The schematic diagram netlist proofreading and analysis belongs to the field of design and inspection of EDA (electronic design automation) schematic diagrams, a student is required to perform schematic diagram design training and fighting during EDA training, after the schematic diagram submitted by the student is designed, the schematic diagram needs to be checked, the problem of design error of the schematic diagram is accurately and comprehensively fed back to the student, and the student is guided to position and correct the problem.
At present, manual review is often adopted, so that adverse factors such as untimely manual review, incomplete problem inspection, considerable manpower input and the like exist, current training is gradually transferred from offline to online, and in the calibration of related schematic diagrams and network tables, the industry mainly inspects the schematic diagrams, most of the schematic diagrams are integrated in an EDA design tool and provided by an EDA software program provider. The principle diagram error check is mainly used, and the principle diagram itself is checked by the industry, and the difference and the problem between the principle diagram and the target principle diagram are not usually corrected.
Therefore, at present, there are major problems that, under the condition that principle design is constrained (for example, basic requirements of principle diagram design, principle diagram design specifications), learners still have a large free design space (for example, component labels, component layout positions, network names, network connection modes, etc.), that is, principle diagrams designed by various learners are different, but conventional EDA software inspection cannot effectively inspect the principle diagrams under the condition that principle design is constrained.
Disclosure of Invention
The invention aims to solve the technical problem that a schematic diagram checking method for a student is lacked, and aims to provide a proof reading analysis method, an analysis device and electronic equipment suitable for a schematic diagram netlist, so that the problem of proof reading of a schematic diagram under the condition that the schematic design is constrained is solved.
The invention is realized by the following technical scheme:
a proof reading analysis method suitable for a schematic diagram netlist comprises the following steps:
obtaining a schematic diagram netlist to be judged, and formatting schematic diagram netlist data; the schematic diagram netlist data comprises a packaging information netlist and a network connection information netlist;
obtaining a schematic diagram rule netlist library and formatting schematic diagram rule netlist library data; the schematic diagram rule netlist library data comprises a packaging information rule netlist library and a network connection information rule netlist library;
comparing the packaging information net list with the packaging information rule net list library and obtaining the package with the highest packaging similarity;
comparing the network connection information netlist with the network connection information rule netlist library, and obtaining a network with the highest network similarity;
synthesizing the highest encapsulation similarity and the highest network similarity to obtain a total similarity;
and obtaining a schematic diagram rule netlist corresponding to the total similarity, and outputting proofreading information after proofreading the schematic diagram netlist.
Optionally, the method of formatting schematic netlist data/schematic rule netlist library data comprises: firstly, reading encapsulation information, then reading network connection information, and converting the encapsulation information and the network connection information into an identifiable data structure after analyzing;
the data structure of the schematic rule netlist library data is the same as the data structure of the schematic netlist data.
Optionally, the package information includes a package name, a pin number, a pin serial number, a device model, and a network topology of each pin;
the method for obtaining the package with the highest package similarity comprises the following steps:
establishing a similarity list of the packaging names in the packaging information netlist and a plurality of packaging names in a packaging information rule netlist library, and marking the packaging name with the highest similarity in the packaging information rule netlist library;
the comparison analysis of the number, serial number, device model and network topology of each pin is completed in sequence;
marking the number of pins with the highest similarity, the serial number of the pins, the model number of a device and the network topological structure of each pin in a packaging information rule netlist library;
synthesizing the package name, the number of pins, the serial number of the pins, the model number of the device and the highest similarity of the network topology of each pin to obtain the package similarity and the corresponding package;
the network connection information comprises a network name, a network connection pin list, the number of pins, pin serial numbers, and the attribute and the number of connected devices;
the method for obtaining the network with the highest network similarity comprises the following steps:
establishing a similarity list of the network names in the network connection information netlist and the plurality of network names in the network connection information rule netlist library, and marking the network name with the highest similarity in the network connection information rule netlist library;
the method comprises the following steps of sequentially completing comparative analysis of a network connection pin list, the number of pins, pin serial numbers and the attribute and the number of connected devices;
marking a network connection pin list with the highest similarity in the network connection information rule netlist library, the number of pins, the pin serial number, and the attribute and the number of connected devices;
and synthesizing the network name, the network connection pin list, the number of pins, the pin serial number, and the highest similarity of the connected device attribute and the number to obtain the network connection similarity and a corresponding network.
Specifically, when comparing the packaging information netlist with the packaging information rule netlist library, strict matching is adopted for the packaging names, the pin numbers and the pin serial numbers, and fuzzy matching is adopted for the device models and the network topology of the pins.
Preferably, the method of obtaining the total similarity includes:
s1, starting the nth cycle;
s2, obtaining the highest encapsulation similarity;
s3, obtaining the highest network similarity;
s4, obtaining the total similarity of the nth cycle, and judging whether the total similarity of the nth cycle is greater than the total similarity of the (n-1) th cycle;
s5, if yes, enabling n = n +1, and circulating the steps S1-S4; if not, outputting the total similarity of the nth cycle, and ending the cycle.
Specifically, the contents of the schematic netlist proofreading include: the method comprises the steps of device parameter correction, device label correction, device pin correction, network disconnection correction, network adhesion correction, network error correction, redundant network inspection and empty network name inspection.
Specifically, after the data of the schematic diagram rule netlist library is formatted, the devices in the schematic diagram rule netlist library are marked, and after the data are compared with the devices in the schematic diagram netlist, the marks are updated.
A collation analysis apparatus suitable for use in a schematic netlist, comprising:
the first obtaining module is used for obtaining a schematic diagram netlist to be judged and formatting schematic diagram netlist data; the schematic diagram netlist data comprises a packaging information netlist and a network connection information netlist;
the second acquisition module is used for acquiring the schematic diagram rule netlist library and formatting data of the schematic diagram rule netlist library; the schematic diagram rule netlist library data comprises a packaging information rule netlist library and a network connection information rule netlist library;
the first comparison module is used for comparing the packaging information netlist with the packaging information rule netlist library and obtaining a package with the highest packaging similarity;
the second comparison module is used for comparing the network connection information netlist with the network connection information rule netlist library and obtaining a network with the highest network similarity;
the sorting module is used for integrating the highest encapsulation similarity and the highest network similarity to obtain the total similarity;
and the checking module is used for obtaining the schematic diagram rule netlist corresponding to the total similarity, and outputting checking information after checking the schematic diagram netlist.
Further, the device also comprises a circulation module used for judging whether the total similarity of the nth circulation is larger than the total similarity of the (n-1) th circulation; if yes, circularly operating the first comparison module, the second comparison module and the correction module; if not, the loop is ended.
An electronic device, comprising: at least one processor; and (c) a second step of,
a memory communicatively coupled to the at least one processor; wherein the content of the first and second substances,
the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the steps of a collation analysis method for a schematic netlist as described above.
Compared with the prior art, the invention has the following advantages and beneficial effects:
according to the method, a schematic diagram netlist and a schematic diagram rule netlist library to be judged are obtained, similarity analysis is carried out on the basis of packaging information and network connection information, a final schematic diagram rule netlist is obtained, then the schematic diagram netlist and the schematic diagram rule netlist are contrastively analyzed, then the schematic diagram netlist is corrected, and correction information is output; the automatic checking principle graph can be automatically generated, so that adverse factors such as untimely manual checking, incomplete problem checking, quite large manpower input and the like are avoided, the efficiency is greatly improved, the maintenance cost is reduced, the experience of students is enhanced, and the learning effect and the learning efficiency of the students are improved.
Drawings
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate exemplary embodiments of the invention and together with the description serve to explain the principles of the invention.
FIG. 1 is a flow chart diagram of a method for collation analysis of a schematic netlist according to the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is further described in detail with reference to the accompanying drawings and embodiments. It is to be understood that the specific embodiments described herein are merely illustrative of the relevant disclosure and are not to be considered as limiting.
It should be noted that, for convenience of description, only the portions related to the present invention are shown in the drawings.
In the present invention, the embodiments and features of the embodiments may be combined with each other without conflict. The present invention will be described in detail below with reference to the accompanying drawings in conjunction with embodiments.
Example one
As shown in fig. 1, the present embodiment provides a proof reading analysis method suitable for a schematic netlist, including:
step one, obtaining a schematic diagram netlist to be judged, and formatting schematic diagram netlist data; the schematic diagram netlist data comprises a packaging information netlist and a network connection information netlist; the schematic netlist to be judged supports a netlist file format commonly used in the industry, such as: cadnetix, calay, EDIF for PCB, EESof, intergraph, mentor BorardStation, multiwire, orCad/PCB2, PADS, PCAD for PCB, PCAD, PCADnlt, protel2, protel, racal, RINF, sciCards, tango, telesis, wirelit, etc.
The method for formatting schematic diagram netlist data comprises the following steps: the method comprises the steps of firstly reading packaging information, then reading network connection information, analyzing the packaging information and the network connection information, and converting the packaging information and the network connection information into a recognizable data structure, namely converting various universal netlist file formats uploaded by a user into a unified data structure, so that data can be conveniently analyzed and processed in a subsequent method.
Step two, obtaining a schematic diagram rule netlist library and formatting data of the schematic diagram rule netlist library; the schematic diagram rule netlist library data comprises a packaging information rule netlist library and a network connection information rule netlist library;
the method for formatting schematic diagram rule netlist library data comprises the following steps: firstly, reading encapsulation information, then reading network connection information, and converting the encapsulation information and the network connection information into an identifiable data structure after analyzing; the data structure of the schematic diagram rule netlist library data is the same as that of the schematic diagram netlist data, the attributes of the schematic diagram rule netlist and the schematic diagram rule netlist are consistent logically, the same data structure is kept during reading, and comparison with the schematic diagram netlist data can be facilitated.
Wherein, the first step and the second step can be synchronously carried out or asynchronously carried out.
Step three, comparing the packaging information netlist with the packaging information rule netlist library, and obtaining the package with the highest packaging similarity; the packaging information comprises a packaging name, the number of pins, the serial number of the pins, the model of the device and the network topology structure of each pin; the method for obtaining the package with the highest package similarity in the third step comprises the following steps:
establishing a similarity list of the package names in the package information netlist and a plurality of package names in the package information rule netlist library, namely the package names in one package information netlist sequentially correspond to the plurality of package names in the package information rule netlist library, obtaining a plurality of similarities, then determining the package name with the highest similarity, and marking the package name with the highest similarity in the package information rule netlist library;
according to the method, the comparison analysis of the number, the serial number, the device model and the network topological structure of each pin is sequentially completed, namely the number, the serial number, the device model and the network topological structure of each pin with the highest similarity in the regular netlist library of the label packaging information are selected from a plurality of similarity lists;
synthesizing the package name, the number of pins, the serial number of the pins, the model number of the device and the highest similarity of the network topology of each pin to obtain the package similarity and the corresponding package;
when the packaging information netlist is compared with the packaging information rule netlist library, strict matching is adopted for the packaging name, the pin number and the pin serial number, and fuzzy matching is adopted for the device model and the network topological structure of each pin.
Step four, comparing the network connection information netlist with the network connection information rule netlist library, and obtaining a network with the highest network similarity; the principle is similar to that of the third step, but the specific parameters for comparison are different.
The network connection information comprises a network name, a network connection pin list, the number of pins, pin serial numbers, and the attribute and the number of connected devices;
the method for obtaining the network with the highest network similarity comprises the following steps:
establishing a similarity list of the network names in the network connection information netlist and the plurality of network names in the network connection information rule netlist library, and marking the network name with the highest similarity in the network connection information rule netlist library;
the method comprises the following steps of sequentially completing comparative analysis of a network connection pin list, the number of pins, pin serial numbers and the attribute and the number of connected devices;
marking a network connection pin list with the highest similarity, the number of pins, the pin serial number, and the attribute and the number of connected devices in a network connection information rule netlist library;
and synthesizing the network name, the network connection pin list, the number of pins, the pin serial number, and the highest similarity of the connected device attribute and the number to obtain the network connection similarity and a corresponding network.
Step five, synthesizing the highest encapsulation similarity and the highest network similarity to obtain the total similarity; in order to ensure that the obtained schematic diagram rule netlist has the highest similarity with the schematic diagram netlist, the similarity maximization needs to be realized through multiple circulation of the step three and the step four, and the specific method comprises the following steps:
s1, starting the nth cycle;
and S2, obtaining the highest encapsulation similarity, namely, circulating the step three.
And S3, obtaining the highest network similarity, namely circulating the step four.
S4, obtaining the total similarity of the nth cycle, and judging whether the total similarity of the nth cycle is greater than the total similarity of the (n-1) th cycle; thus, it can be seen that n.gtoreq.2 in order to ensure accuracy.
S5, if yes, enabling n = n +1, and circulating the steps S1-S4; if not, outputting the total similarity of the nth cycle, and ending the cycle.
And sixthly, obtaining a schematic diagram rule netlist corresponding to the total similarity, and outputting proofreading information after proofreading the schematic diagram netlist. The contents of the schematic netlist proofreading comprise: the method comprises the steps of device parameter correction, device label correction, device pin correction, network disconnection correction, network adhesion correction, network error correction, redundant network inspection and empty network name inspection.
And (4) checking the device parameters, including accurately checking whether the packaging and the model are consistent. Such as: device redundancy, absence; case, error, no encapsulation of the encapsulation name; case, error, no model, etc. of the device model;
and (4) checking the device labels, defining prefixes according to the requirements of drawing specifications and labels of the schematic diagram, and analyzing error labels or non-specification labels of the prefixes.
And (3) checking the device pins, and analyzing the electrical connection errors of the device pins, namely: the pins do not need to be connected to a network and do not need to be connected to a network.
And (3) checking and analyzing the network disconnection in the schematic diagram network chart, and accurately providing an error list of a network divided into a plurality of networks, wherein the error is a serious error of electrical connection and needs to be emphasized when a feedback problem occurs.
Network adhesion in the schematic diagram network table is corrected and analyzed, an error list of a plurality of network connections is accurately given, the errors are also serious errors of electrical connection, and problem processing needs to be emphasized during feedback.
And correcting the network errors, and analyzing a list of the number and name of the pins which are lacked in the network and a list of the number and name of the pins which are redundant. Meanwhile, treatment guidance advice and reference are given.
And checking whether redundant networks exist in the schematic netlist, and reporting redundant network information.
Check if the network name is null and report the network pin list.
In addition, in the third step and the fourth step, in order to facilitate the duplicate avoidance comparison of the devices in the schematic diagram rule netlist library, after the data of the schematic diagram rule netlist library is formatted, the devices in the schematic diagram rule netlist library are marked, and after the data are compared with the devices in the schematic diagram netlist, the marks are updated.
Example two
A proof-reading analysis device suitable for a schematic diagram netlist comprises a first obtaining module, a second obtaining module, a first comparing module, a second comparing module, a sorting module, a proof-reading module and a circulating module.
The first obtaining module is used for obtaining a schematic diagram netlist to be judged and formatting schematic diagram netlist data; the schematic diagram netlist data comprises a packaging information netlist and a network connection information netlist;
the second acquisition module is used for acquiring the schematic diagram rule netlist library and formatting data of the schematic diagram rule netlist library; the schematic diagram rule netlist library data comprises a packaging information rule netlist library and a network connection information rule netlist library;
the first comparison module is used for comparing the packaging information netlist with the packaging information rule netlist library and obtaining the package with the highest packaging similarity;
the second comparison module is used for comparing the network connection information netlist with the network connection information rule netlist library and obtaining a network with the highest network similarity;
the sorting module is used for integrating the highest encapsulation similarity and the highest network similarity to obtain the total similarity;
and the proofreading module is used for obtaining the schematic diagram rule netlist corresponding to the total similarity, and outputting proofreading information after proofreading the schematic diagram netlist.
The circulation module is used for judging whether the total similarity of the nth circulation is greater than the total similarity of the (n-1) th circulation; if yes, circularly operating the first comparison module, the second comparison module and the correction module; if not, the loop is ended.
Each module in this embodiment may be an independent module, or may be multiple processing units in one module.
EXAMPLE III
A proof-reading analysis terminal suitable for a schematic diagram netlist comprises a memory, a processor and a computer program which is stored in the memory and can run on the processor, and the steps of the antenna interface unit testing method are realized when the processor executes the computer program.
The memory may be used to store software programs and modules, and the processor may execute various functional applications of the terminal and data processing by operating the software programs and modules stored in the memory. The memory may mainly include a program storage area and a data storage area, wherein the program storage area may store an operating system, an execution program required for at least one function, and the like.
The storage data area may store data created according to the use of the terminal, and the like. Further, the memory may include high speed random access memory, and may also include non-volatile memory, such as at least one magnetic disk storage device, flash memory device, or other volatile solid state storage device.
An electronic device, comprising: at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to cause the at least one processor to perform the steps of a collation analysis method suitable for use in the schematic netlist as described above.
Without loss of generality, computer readable media may comprise computer storage media and communication media. Computer storage media includes volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information such as computer readable instruction data structures, program modules or other data. Computer storage media includes RAM, ROM, EPROM, EEPROM, flash memory or other solid state memory technology, CD-ROM, DVD, or other optical storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices. Of course, those skilled in the art will appreciate that computer storage media is not limited to the foregoing. The system memory and mass storage devices described above may be collectively referred to as memory.
In the description of the present specification, reference to the description of "one embodiment/mode", "some embodiments/modes", "example", "specific example", or "some examples" or the like means that a particular feature, structure, material, or characteristic described in connection with the embodiment/mode or example is included in at least one embodiment/mode or example of the present application. In this specification, the schematic representations of the terms used above are not necessarily intended to be the same embodiment/mode or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments/modes or examples. Furthermore, the various embodiments/aspects or examples and features of the various embodiments/aspects or examples described in this specification can be combined and combined by one skilled in the art without conflicting therewith.
Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or to implicitly indicate the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include at least one such feature. In the description of the present application, "plurality" means at least two, e.g., two, three, etc., unless explicitly specified otherwise.
It will be understood by those skilled in the art that the foregoing embodiments are merely for clarity of description and are not intended to limit the scope of the invention. It will be apparent to those skilled in the art that other variations or modifications may be made on the above invention and still be within the scope of the invention.
Claims (10)
1. A proof reading analysis method suitable for a schematic diagram netlist is characterized by comprising the following steps:
obtaining a schematic diagram netlist to be judged, and formatting schematic diagram netlist data; the schematic diagram netlist data comprises a packaging information netlist and a network connection information netlist;
obtaining a schematic diagram rule netlist library and formatting schematic diagram rule netlist library data; the schematic diagram rule netlist library data comprises a packaging information rule netlist library and a network connection information rule netlist library;
comparing the packaging information net list with the packaging information rule net list library, and obtaining the package with the highest packaging similarity;
comparing the network connection information netlist with the network connection information rule netlist library, and obtaining a network with the highest network similarity;
synthesizing the highest encapsulation similarity and the highest network similarity to obtain a total similarity;
and obtaining a schematic diagram rule netlist corresponding to the total similarity, and outputting proofreading information after proofreading the schematic diagram netlist.
2. The method of claim 1, wherein the method for formatting schematic netlist/schematic rule netlist library data comprises: firstly, reading encapsulation information, then reading network connection information, and converting the encapsulation information and the network connection information into an identifiable data structure after analyzing;
the data structure of the schematic rule netlist library data is the same as the data structure of the schematic netlist data.
3. The proof-reading analysis method suitable for the schematic diagram netlist as claimed in claim 1, wherein the package information includes package name, pin number, pin serial number, device model, network topology of each pin;
the method for obtaining the package with the highest package similarity comprises the following steps:
establishing a similarity list of the package names in the package information netlist and a plurality of package names in a package information rule netlist library, and marking the package name with the highest similarity in the package information rule netlist library;
the comparison analysis of the number, serial number, device model and network topology of each pin is completed in sequence;
marking the number of pins with the highest similarity, the serial number of the pins, the model number of a device and the network topological structure of each pin in a packaging information rule netlist library;
synthesizing the package name, the number of pins, the serial number of the pins, the model number of the device and the highest similarity of the network topology of each pin to obtain the package similarity and the corresponding package;
the network connection information comprises a network name, a network connection pin list, the number of pins, pin serial numbers, and the attribute and the number of connected devices;
the method for obtaining the network with the highest network similarity comprises the following steps:
establishing a similarity list of the network names in the network connection information netlist and the plurality of network names in the network connection information rule netlist library, and marking the network name with the highest similarity in the network connection information rule netlist library;
the method comprises the following steps of sequentially completing comparison analysis of a network connection pin list, the number of pins, pin serial numbers and the attributes and the number of connected devices;
marking a network connection pin list with the highest similarity, the number of pins, the pin serial number, and the attribute and the number of connected devices in a network connection information rule netlist library;
and synthesizing the network name, the network connection pin list, the number of pins, the pin serial number, and the highest similarity of the connected device attribute and the number to obtain the network connection similarity and a corresponding network.
4. The method as claimed in claim 3, wherein when comparing the netlist with the netlist library, the package names, the pin numbers and the pin serial numbers are strictly matched, and the device models and the network topology of the pins are fuzzy matched.
5. The method for collation analysis of the schematic netlist as claimed in claim 3, wherein the method for obtaining the total similarity includes:
s1, starting the nth cycle;
s2, obtaining the highest encapsulation similarity;
s3, obtaining the highest network similarity;
s4, obtaining the total similarity of the nth cycle, and judging whether the total similarity of the nth cycle is greater than the total similarity of the (n-1) th cycle;
s5, if yes, enabling n = n +1, and circulating the steps S1-S4; if not, outputting the total similarity of the nth cycle, and ending the cycle.
6. The method as claimed in claim 1, wherein the contents of the schematic netlist proofreading comprise: the method comprises the steps of device parameter correction, device label correction, device pin correction, network disconnection correction, network adhesion correction, network error correction, redundant network inspection and empty network name inspection.
7. The proof-reading analysis method suitable for the schematic netlist as claimed in claim 1, wherein after the schematic regular netlist library data is formatted, the devices in the schematic regular netlist library are marked, and after the comparison with the devices in the schematic netlist, the marks are updated.
8. A collation analysis apparatus suitable for use in a schematic netlist, comprising:
the first obtaining module is used for obtaining a schematic diagram netlist to be judged and formatting schematic diagram netlist data; the schematic diagram netlist data comprises a packaging information netlist and a network connection information netlist;
the second acquisition module is used for acquiring the schematic diagram rule netlist library and formatting the data of the schematic diagram rule netlist library; the schematic diagram rule netlist library data comprises a packaging information rule netlist library and a network connection information rule netlist library;
the first comparison module is used for comparing the packaging information netlist with the packaging information rule netlist library and obtaining a package with the highest packaging similarity;
the second comparison module is used for comparing the network connection information netlist with the network connection information rule netlist library and obtaining a network with the highest network similarity;
the sorting module is used for integrating the highest encapsulation similarity and the highest network similarity to obtain the total similarity;
and the checking module is used for obtaining the schematic diagram rule netlist corresponding to the total similarity, and outputting checking information after checking the schematic diagram rule netlist.
9. The proof reading analysis device for schematic netlist as claimed in claim 8, further comprising a loop module for determining whether the total similarity of the n-th loop is greater than the total similarity of the n-1 th loop; if yes, circularly operating the first comparison module, the second comparison module and the correction module; if not, the loop is ended.
10. An electronic device, comprising: at least one processor; and (c) a second step of,
a memory communicatively coupled to the at least one processor; wherein the content of the first and second substances,
the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the steps of a collation analysis method for a schematic netlist according to any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211335505.4A CN115658692A (en) | 2022-10-28 | 2022-10-28 | Proof-reading analysis method and device suitable for schematic diagram netlist and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211335505.4A CN115658692A (en) | 2022-10-28 | 2022-10-28 | Proof-reading analysis method and device suitable for schematic diagram netlist and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115658692A true CN115658692A (en) | 2023-01-31 |
Family
ID=84993170
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211335505.4A Pending CN115658692A (en) | 2022-10-28 | 2022-10-28 | Proof-reading analysis method and device suitable for schematic diagram netlist and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115658692A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116681010A (en) * | 2023-05-17 | 2023-09-01 | 珠海妙存科技有限公司 | Chip substrate netlist checking method, device, equipment and medium |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104091161A (en) * | 2014-07-15 | 2014-10-08 | 山东超越数控电子有限公司 | Schematic circuit diagram netlist comparison method |
| CN107239616A (en) * | 2017-06-06 | 2017-10-10 | 北京华大九天软件有限公司 | A kind of control methods of integrated circuit schematic diagram |
| CN107533577A (en) * | 2016-02-25 | 2018-01-02 | 美商新思科技有限公司 | Use the IC design of generation and the instantiation of master die |
| CN109582969A (en) * | 2018-12-04 | 2019-04-05 | 联想(北京)有限公司 | Methodology for Entities Matching, device and electronic equipment |
| CN110941942A (en) * | 2019-11-29 | 2020-03-31 | 紫光展讯通信(惠州)有限公司 | Method, device and system for checking circuit schematic diagram |
| CN114528803A (en) * | 2020-11-03 | 2022-05-24 | 浙江宇视科技有限公司 | Matching method and device of circuit schematic diagram, electronic equipment and storage medium |
-
2022
- 2022-10-28 CN CN202211335505.4A patent/CN115658692A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104091161A (en) * | 2014-07-15 | 2014-10-08 | 山东超越数控电子有限公司 | Schematic circuit diagram netlist comparison method |
| CN107533577A (en) * | 2016-02-25 | 2018-01-02 | 美商新思科技有限公司 | Use the IC design of generation and the instantiation of master die |
| CN107239616A (en) * | 2017-06-06 | 2017-10-10 | 北京华大九天软件有限公司 | A kind of control methods of integrated circuit schematic diagram |
| CN109582969A (en) * | 2018-12-04 | 2019-04-05 | 联想(北京)有限公司 | Methodology for Entities Matching, device and electronic equipment |
| CN110941942A (en) * | 2019-11-29 | 2020-03-31 | 紫光展讯通信(惠州)有限公司 | Method, device and system for checking circuit schematic diagram |
| CN114528803A (en) * | 2020-11-03 | 2022-05-24 | 浙江宇视科技有限公司 | Matching method and device of circuit schematic diagram, electronic equipment and storage medium |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116681010A (en) * | 2023-05-17 | 2023-09-01 | 珠海妙存科技有限公司 | Chip substrate netlist checking method, device, equipment and medium |
| CN116681010B (en) * | 2023-05-17 | 2023-12-22 | 珠海妙存科技有限公司 | Chip substrate netlist checking method, device, equipment and medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9507698B2 (en) | Test code generation based on test documentation | |
| JP6758274B2 (en) | Automatic process control hardware engineering with schema-represented requirements | |
| CN110908890A (en) | Automatic test method and device for interface | |
| CN104111885A (en) | Method and device for verifying interface test results | |
| CN111522741A (en) | Interface test code generation method and device, electronic equipment and readable storage medium | |
| WO2020237508A1 (en) | Assertion validation code binding method and apparatus | |
| CN115658692A (en) | Proof-reading analysis method and device suitable for schematic diagram netlist and electronic equipment | |
| CN113761879B (en) | Message format verification method, device and storage medium | |
| CN111400992A (en) | Test method and system for automatically verifying boxing layout and wiring | |
| CN111813653B (en) | Data exception testing method and automatic testing tool related to field content | |
| CN115329556A (en) | Transformer substation CAD drawing auditing method and device | |
| JP7097587B2 (en) | Part Symbol Polarity Symbol Detection Methods, Systems, Computer-readable Storage Media and Devices | |
| CN111078529B (en) | Client writing module testing method and device and electronic equipment | |
| CN113705143A (en) | Automatic simulation system and automatic simulation method | |
| CN109474822B (en) | Android television multi-language automatic testing method and device | |
| CN113011125B (en) | Printed circuit board checking method, device, equipment and computer storage medium | |
| CN114896161A (en) | File construction method and device based on artificial intelligence, computer equipment and medium | |
| CN115357494A (en) | Automatic generation method and device of function coverage rate code | |
| CN111400245B (en) | Art resource migration method and device | |
| CN114282491A (en) | Large-scale schematic diagram checking method and system | |
| CN116010349B (en) | Metadata-based data checking method and device, electronic equipment and storage medium | |
| CN112328246A (en) | Page component generation method and device, computer equipment and storage medium | |
| US11907632B2 (en) | Automated schematic check | |
| CN110377972B (en) | Automatic integrated sequencing method and device for hardware schematic diagram | |
| CN112529039B (en) | Method and device for checking material information of main board and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20230131 |
|
| RJ01 | Rejection of invention patent application after publication |