CN115514426A - High-sampling-rate single-acquisition-channel vector network analysis implementation method and system - Google Patents

High-sampling-rate single-acquisition-channel vector network analysis implementation method and system Download PDF

Info

Publication number
CN115514426A
CN115514426A CN202211040020.2A CN202211040020A CN115514426A CN 115514426 A CN115514426 A CN 115514426A CN 202211040020 A CN202211040020 A CN 202211040020A CN 115514426 A CN115514426 A CN 115514426A
Authority
CN
China
Prior art keywords
intermediate frequency
signal
channel switch
adc
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202211040020.2A
Other languages
Chinese (zh)
Inventor
刘世超
宋淼
李智
李龙
彭子健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CLP Kesiyi Technology Co Ltd
Original Assignee
CLP Kesiyi Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CLP Kesiyi Technology Co Ltd filed Critical CLP Kesiyi Technology Co Ltd
Priority to CN202211040020.2A priority Critical patent/CN115514426A/en
Publication of CN115514426A publication Critical patent/CN115514426A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B17/00Monitoring; Testing
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Physics & Mathematics (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

The invention discloses a method and a system for realizing vector network analysis of a single acquisition channel with high sampling rate, wherein the method comprises the following steps: (1) When the signal is collected, the channel switch is switched to one of the three intermediate frequency signals of R, A and B; (2) Sampling by an ADC (analog to digital converter), mixing one path of collected intermediate frequency signal with an externally input digital local oscillator NCO, performing low-pass filtering on the mixed signal, performing data processing and storing; (3) After the set sampling time or the storage amount is reached, switching to another path of intermediate frequency signal by a channel switch, and executing the step (2); (4) Switching to the last path of intermediate frequency signal by a channel switch, and executing the step (2); (5) And finally, calculating corresponding amplitude and phase information according to the three paths of data. The implementation method and the system disclosed by the invention can effectively remove in-band noise, improve the signal-to-noise ratio of the whole test system and reduce the use amount of resources.

Description

High-sampling-rate single-acquisition-channel vector network analysis implementation method and system
Technical Field
The invention relates to the field of vector network analysis, in particular to a method and a system for realizing vector network analysis of a single acquisition channel with a high sampling rate.
Background
With the development of modern technology, the test indexes and functions are more and more diversified, higher requirements are put forward for high integration and miniaturization of test instruments, and the test instruments such as a vector signal transceiver and the like which have a simultaneous transceiving system not only perform the traditional signal transceiving function, but also can be combined with a radio frequency front end to realize the vector network analysis function. Many signal transceivers only have a single acquisition channel, and cannot use a conventional vector network analysis implementation method, so that research on the vector network analysis implementation method of the single acquisition channel is necessary.
At present, a traditional implementation method of single-acquisition channel vector network analysis based on a signal transceiving integrated hardware structure is that a single ADC samples three intermediate frequency signals of R, a, and B in a time-sharing manner, single data points of the three intermediate frequency signals of R, a, and B are sequentially acquired at fixed time intervals in the whole process, multiple rounds are circularly switched until the number of data points required by each path is acquired, and then data processing is performed, wherein a specific implementation manner is shown in fig. 1. The time-sharing sampler carries out counting control according to a data clock provided by the ADC, generates a switch control signal according to a fixed counting interval to switch the R, A and B paths of intermediate frequency signals, needs to ensure that the signals are stable after the channel switching is finished in the fixed counting interval, then obtains a sampling value of each channel point at each fixed moment, and the process is circulated for multiple times to respectively obtain the R, A and B paths of collected signals. Three routes of collected signals are respectively mixed with three digital local oscillator NCO, the three digital local oscillator NCO needs to ensure that initial phases are the same, and phases are superposed along with the enabling of each route of signals, so that the accuracy of measuring the phases can be ensured. After the frequency mixing is finished, the data enters a low-pass filter, high-frequency signals caused by the frequency mixing are removed, subsequent data processing is carried out according to the need, extraction filtering and other processing are carried out, finally, the data after the R, A and B three paths of intermediate frequency processing are obtained, and corresponding amplitude and phase information can be calculated according to the data of the three paths.
The method is not suitable for a vector signal transceiving system of a large-bandwidth channel, the three sampling periods in the technology are integral multiples of the sampling period of the ADC, the sampling period comprises channel switching, stable time and signal acquisition time, and the sampling period is far larger than the sampling period of the ADC. Aiming at a vector signal transceiving system of a large-bandwidth channel, an anti-aliasing analog filter at the front end of an ADC (analog to digital converter) has large bandwidth which is often hundreds of MHz or even higher, and channel noise of the broadband is introduced into the signal bandwidth by adopting the method, so that aliasing is caused, and a test index is influenced. In addition, the method needs frequent and repeated switching of the switch, and has high requirements on channel switching time and system stability. In addition, in the prior art, the data processing links are complex, three data processing links cannot be multiplexed in consideration of real-time requirements, 3 independent channels such as a digital local oscillator NCO and an extraction filter are needed, and the circuit structure is complex.
Disclosure of Invention
In order to solve the technical problems, the invention provides a method and a system for realizing the vector network analysis of a single acquisition channel with a high sampling rate, so as to achieve the purposes of effectively removing in-band noise, improving the signal-to-noise ratio of the whole test system and reducing the use amount of resources.
In order to achieve the purpose, the technical scheme of the invention is as follows:
a method for realizing vector network analysis of a single acquisition channel with high sampling rate comprises the following processes:
(1) When the signal is collected, the channel switch is switched to one of the three intermediate frequency signals of R, A and B;
(2) Sampling by an ADC (analog to digital converter), mixing one path of collected intermediate frequency signal with an externally input digital local oscillator NCO, performing low-pass filtering on the mixed signal, performing data processing and storing;
(3) After the set sampling time or the storage amount is reached, switching to another path of intermediate frequency signal by a channel switch, and executing the step (2);
(4) After the set sampling time or the storage amount is reached, the second path of intermediate frequency signal is acquired, the channel switch is switched to the last path of intermediate frequency signal, and the step (2) is executed, so that the acquisition of three paths of intermediate frequency signals is completed;
(5) And finally, calculating corresponding amplitude and phase information according to the three paths of data.
In the scheme, the three paths of intermediate frequency signals R, A and B keep fixed phase difference with an ADC acquisition clock and also keep fixed phase difference with an ADC digital output clock.
In the scheme, the three paths of intermediate frequency signals R, A and B and the digital local oscillator NCO constructed by the ADC digital output clock also keep fixed phase difference.
In the above scheme, the data processing in step (2) includes decimation and filtering.
In the scheme, in the whole process from the step (1) to the step (5), the digital local oscillator NCO keeps running all the time.
In the scheme, the controller generates the switch control signal according to the data storage condition and the sampling time to control the switching of the channel switch.
A high-sampling-rate single-acquisition-channel vector network analysis implementation system comprises a channel switch, an ADC (analog to digital converter), a frequency mixer, a low-pass filter, a data processor and a data memory which are sequentially connected, wherein the frequency mixer is further connected with a digital local oscillator NCO, the channel switch is connected with a radio frequency front end, and a controller is connected with the data memory and the channel switch.
Through the technical scheme, the method and the system for realizing the vector network analysis of the single acquisition channel with the high sampling rate have the following beneficial effects:
1. according to the invention, the three paths of intermediate frequency signals R, A and B are not required to be frequently acquired at fixed time in a time-sharing manner, the three paths of signals are respectively acquired by using the ADC in sequence, and the in-band noise can be effectively removed through subsequent data processing, so that the signal-to-noise ratio of the whole test system is improved.
2. According to the invention, three paths of signals are sequentially acquired and completed by using the ADCs respectively, and the three paths of data are multiplexed and mixed based on a pipeline structure and a subsequent data processor, so that the use amount of resources can be reduced.
3. The invention can be suitable for a hardware system integrating large-bandwidth signal receiving and transmitting, the data rate of three paths of intermediate frequency acquisition is consistent with the ADC sampling rate, and in-band noise can be effectively removed.
4. The invention completes the processing process once, the channel switch only needs to be switched for 3 times, and frequent switching is not needed, thereby improving the stability of the system.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below.
FIG. 1 is a flow chart of a method for implementing vector network analysis in the prior art;
fig. 2 is a flowchart of a method for implementing vector network analysis of a single acquisition channel with a high sampling rate according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention.
The invention provides a method for realizing vector network analysis of a single acquisition channel with a high sampling rate, which comprises the following steps as shown in figure 2:
(1) When the signal is collected, the channel switch is switched to one of the three intermediate frequency signals of R, A and B;
(2) Sampling by an ADC (analog to digital converter), mixing one path of collected intermediate frequency signal with an externally input digital local oscillator NCO, performing low-pass filtering on the mixed signal, performing data processing such as extraction and filtering, and storing;
(3) After the set sampling time or the storage amount is reached, switching to another path of intermediate frequency signal by a channel switch, and executing the step (2);
(4) After the set sampling time or the storage amount is reached, the second path of intermediate frequency signals are acquired, the channel switch is switched to the last path of intermediate frequency signals, the step (2) is executed, and the acquisition of three paths of intermediate frequency signals is completed;
(5) And finally, calculating corresponding amplitude and phase information according to the three paths of data.
In the invention, the three paths of intermediate frequency signals R, A and B keep fixed phase difference with an ADC acquisition clock and also keep fixed phase difference with an ADC digital output clock. And the R, A and B three paths of intermediate frequency signals and a digital local oscillator NCO constructed by using an ADC digital output clock also keep a fixed phase difference.
In the whole process from the step (1) to the step (5), the digital local oscillator NCO keeps running all the time and cannot be interrupted, so that the correctness of the phase test is ensured.
In the invention, the controller generates a switch control signal according to the data storage condition and the sampling time to control the switching of the channel switch. In the invention, a treatment process can be completed only by switching three times without frequently switching a switch.
A high sampling rate single acquisition channel vector network analysis implementation system comprises a channel switch, an ADC, a frequency mixer, a low-pass filter, a data processor and a data memory which are sequentially connected, wherein the frequency mixer is further connected with a digital local oscillator NCO, the channel switch is connected with a radio frequency front end, and a controller is connected with the data memory and the channel switch.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (7)

1. A method for realizing vector network analysis of a single acquisition channel with high sampling rate is characterized by comprising the following processes:
(1) When the signal is collected, the channel switch is switched to one of the three intermediate frequency signals of R, A and B;
(2) Sampling by an ADC (analog to digital converter), mixing one path of collected intermediate frequency signal with an externally input digital local oscillator NCO, performing low-pass filtering on the mixed signal, performing data processing and storing;
(3) After the set sampling time or the storage amount is reached, switching to another path of intermediate frequency signal by a channel switch, and executing the step (2);
(4) After the set sampling time or the storage amount is reached, the second path of intermediate frequency signal is acquired, the channel switch is switched to the last path of intermediate frequency signal, and the step (2) is executed, so that the acquisition of three paths of intermediate frequency signals is completed;
(5) And finally, calculating corresponding amplitude and phase information according to the three paths of data.
2. The method as claimed in claim 1, wherein the three intermediate frequency signals R, a, and B are all kept at a fixed phase difference from the ADC acquisition clock, and also kept at a fixed phase difference from the ADC digital output clock.
3. The method as claimed in claim 2, wherein the R, a, B three intermediate frequency signals and the digital local oscillator NCO constructed by the ADC digital output clock also maintain a fixed phase difference.
4. The method of claim 1, wherein the data processing in step (2) comprises decimation and filtering.
5. The method for realizing the vector network analysis of the single acquisition channel with the high sampling rate according to claim 1, wherein in the whole process from the step (1) to the step (5), the digital local oscillator NCO keeps running all the time.
6. The method of claim 1, wherein the controller generates the switch control signal to control the switching of the channel switch according to the data storage condition and the sampling time.
7. The system is characterized by comprising a channel switch, an ADC (analog to digital converter), a mixer, a low-pass filter, a data processor and a data memory which are sequentially connected, wherein the mixer is also connected with a digital local oscillator NCO, the channel switch is connected with a radio frequency front end, and a controller is connected with the data memory and the channel switch.
CN202211040020.2A 2022-08-29 2022-08-29 High-sampling-rate single-acquisition-channel vector network analysis implementation method and system Pending CN115514426A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211040020.2A CN115514426A (en) 2022-08-29 2022-08-29 High-sampling-rate single-acquisition-channel vector network analysis implementation method and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211040020.2A CN115514426A (en) 2022-08-29 2022-08-29 High-sampling-rate single-acquisition-channel vector network analysis implementation method and system

Publications (1)

Publication Number Publication Date
CN115514426A true CN115514426A (en) 2022-12-23

Family

ID=84502742

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211040020.2A Pending CN115514426A (en) 2022-08-29 2022-08-29 High-sampling-rate single-acquisition-channel vector network analysis implementation method and system

Country Status (1)

Country Link
CN (1) CN115514426A (en)

Similar Documents

Publication Publication Date Title
CN1656759B (en) Direct current offset cancellation for mobile station modems using direct conversion
CN102109555B (en) Spectrum analyzer with digital intermediate-frequency signal processing system and implementation method thereof
EP1935156A2 (en) Nyquist folded bandpass sampling receivers and related methods
CN102103195A (en) Device and method for realizing broadband digital magnetic resonance radio frequency receiving
CN107239611B (en) Vector signal analysis device and method
CN107976572A (en) A kind of channelizing high-precision real Time-frequency Spectrum Analysis method and its system
WO2010033984A1 (en) Concurrent testing of multiple communication devices
US20090289846A1 (en) Method of processing a digital signal derived from an analog input signal of a GNSS receiver, a GNSS receiver base band circuit for carrying out the method and a GNSS receiver
Ables et al. A 1024− channel digital correlator
CN108872893A (en) A kind of multicore element multi-channel parallel acquisition nmr receiver
CN111337746A (en) Radio frequency signal detection positioning method
CN115514426A (en) High-sampling-rate single-acquisition-channel vector network analysis implementation method and system
US6496134B1 (en) Frequency spectrum method and frequency spectrum analyzer
CN111082834B (en) Radio frequency time delay rapid measuring device based on chirp signal orthogonal demodulation
US20080222228A1 (en) Bank of cascadable digital filters, and reception circuit including such a bank of cascaded filters
CN110690909B (en) Low-complexity dynamic non-uniform channelized user separation method
CN113381777B (en) Digital reconfigurable channelized single-bit receiver and implementation method thereof
CN112485736B (en) Near field receiving device for improving magnetic resonance signal to noise ratio
JP3639146B2 (en) Radar equipment
RU83342U1 (en) GLONASS / GPS / GALILEO RECEIVER
CN114221842A (en) Carrier radio frequency fingerprint extraction system and method for 8PSK modulation signal
CN101888253A (en) Deviation correcting method and system of communication channel baseband frequency
CN115765744B (en) Broadband signal sampling method
CN108226969B (en) Method for realizing signal processing and receiver
CN1361429A (en) Digital nuclear magnetic resonance receiver

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination