CN115273755A - Display device - Google Patents
Display device Download PDFInfo
- Publication number
- CN115273755A CN115273755A CN202210939999.0A CN202210939999A CN115273755A CN 115273755 A CN115273755 A CN 115273755A CN 202210939999 A CN202210939999 A CN 202210939999A CN 115273755 A CN115273755 A CN 115273755A
- Authority
- CN
- China
- Prior art keywords
- period
- node
- light emitting
- initialization
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005070 sampling Methods 0.000 claims abstract description 60
- 239000003990 capacitor Substances 0.000 claims description 60
- 230000003247 decreasing effect Effects 0.000 claims description 5
- 241000750042 Vini Species 0.000 description 10
- 230000007423 decrease Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- 102100027094 Echinoderm microtubule-associated protein-like 1 Human genes 0.000 description 4
- 102100027126 Echinoderm microtubule-associated protein-like 2 Human genes 0.000 description 4
- 101001057941 Homo sapiens Echinoderm microtubule-associated protein-like 1 Proteins 0.000 description 4
- 101001057942 Homo sapiens Echinoderm microtubule-associated protein-like 2 Proteins 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 4
- 238000006731 degradation reaction Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 239000002096 quantum dot Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 230000002123 temporal effect Effects 0.000 description 2
- 206010047571 Visual impairment Diseases 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3258—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the voltage across the light-emitting element
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
- G09G3/3241—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror
- G09G3/325—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror the data current flowing through the driving transistor during a setting phase, e.g. by using a switch for connecting the driving transistor to the data driver
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3275—Details of drivers for data electrodes
- G09G3/3291—Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0852—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory with more than one capacitor
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0257—Reduction of after-image effects
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3266—Details of drivers for scan electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of El Displays (AREA)
Abstract
Disclosed is a display device including a plurality of pixels for displaying an image, wherein the plurality of pixels are driven by a plurality of signals according to an initialization period, a programming period, a sampling period, and a light emitting period, wherein the plurality of signals include: a first scan signal having a high level in the initialization period and the sampling period, and a low level in the programming period and the light emitting period; a second scan signal having a high level in the programming period and the sampling period, and a low level in the initialization period and the light emitting period; and a voltage of a first electrode that is lowered in synchronization with a falling time of the first scan signal in the initialization period.
Description
The application is a divisional application of an invention patent application with the application number of 201911174567.X, the application date of 2019, 11 and 26 months and the invention name of 'display equipment'.
Technical Field
The present invention relates to a display device.
Background
In addition to display apparatuses of televisions or monitors, display apparatuses are widely used as display screens of notebook computers, tablet computers, smart phones, portable display devices, portable information devices, and the like.
Specific examples of such display devices include liquid crystal display devices (LCDs), organic light emitting display devices (OLEDs), quantum dot display devices, and the like.
An organic light emitting display apparatus displaying an image using a self-light emitting device has a high response speed, low power consumption, and no viewing angle problem, and thus, the organic light emitting display apparatus is spotlighted as a next generation display apparatus.
The current flowing in the light emitting device of each pixel of the organic light emitting display apparatus may vary due to variations in the threshold voltage or the like of the driving transistor caused by process variations or the like. In a general organic light emitting display apparatus, luminance unevenness may occur due to a luminance variation between pixels due to a variation in electrical characteristics of a driving transistor and a variation in degradation of a light emitting device occurring between pixels. In particular, a degradation deviation of the light emitting device occurring between pixels may be caused by each pixel having a different degradation speed according to a driving time of the organic light emitting display apparatus, and may cause a luminance non-uniformity phenomenon, a luminance degradation phenomenon, and an afterimage phenomenon.
The light emitting device of the organic light emitting display apparatus may emit light from a time when the voltage of the anode electrode is greater than the threshold voltage of the light emitting device. Further, in the related art organic light emitting display apparatus, even when the data voltage has a minimum value that can be realized in the driving circuitry, the voltage of the anode electrode of the light emitting device may be greater than the threshold voltage of the light emitting device, which causes a problem that the light emitting device may slightly emit light and deep black cannot be realized. Further, when the gate-source voltage of the driving transistor is reduced to realize a deep black of the display device, the data voltage margin (margin) is reduced.
Disclosure of Invention
Accordingly, the present invention is directed to a display device that substantially obviates one or more problems due to limitations and disadvantages of the related art.
An aspect of the present invention is directed to providing a display apparatus that realizes deep black while securing a data voltage margin by lowering a voltage of an anode electrode of a light emitting device to a threshold voltage of the light emitting device or less when a data voltage has a predetermined minimum value.
Another aspect of the present invention is directed to provide a display apparatus capable of preventing light emission of a light emitting device when a data voltage has a predetermined minimum value by reducing a voltage of an anode electrode of the light emitting device in synchronization with a falling time of a scan signal.
Additional advantages and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described herein, there is provided a display apparatus including: a pixel including a pixel circuit having a driving transistor and a light emitting device connected to the pixel circuit, wherein the pixel circuit includes: a driving transistor controlling a flow of a driving current in the light emitting device; a data supply transistor selectively supplying a data voltage to a first node which is a source electrode of the driving transistor; a first light emission control transistor selectively connecting the first node to a second node that is an anode electrode of the light emitting device; a first initialization transistor that selectively supplies an initialization voltage to the second node; a second light emission control transistor selectively supplying a driving voltage to a third node as a drain electrode of the driving transistor; a second initialization transistor selectively connecting the third node to a fourth node that is a gate electrode of the driving transistor; a first capacitor connected between the second node and the fourth node; and a second capacitor connected between the second node and the gate electrode of the data supply transistor.
In one aspect, a display apparatus includes: a plurality of pixels for displaying an image, wherein the plurality of pixels are driven by a plurality of signals according to an initialization period, a programming period, a sampling period, and a light emitting period, wherein the plurality of signals include: a first scan signal having a high level in the initialization period and the sampling period, and a low level in the programming period and the light emitting period; a second scan signal having a high level in the program period and the sampling period, having a low level in the initialization period and the light emitting period; and a voltage of a first electrode that is lowered in synchronization with a falling time of the first scan signal in the initialization period.
In another aspect, a display apparatus includes: a plurality of pixels for displaying an image, wherein the plurality of pixels are driven by a plurality of signals according to an initialization period, a programming period, a sampling period, and a light emitting period, wherein the plurality of signals include: a first scan signal having a high level in the initialization period and the sampling period, and a low level in the programming period and the light emitting period; a second scan signal having a high level in the programming period and the sampling period, and a low level in the initialization period and the light emitting period; and a voltage of a first electrode that is lowered in synchronization with a falling time of the first scan signal in the sampling period.
In still another aspect, a display apparatus includes: a display device, comprising: a plurality of pixels for displaying an image, wherein the plurality of pixels are driven by a plurality of signals according to an initialization period, a programming period, a sampling period, and a light emitting period, wherein the plurality of signals include: a first scan signal having a high level in the initialization period and the sampling period, and a low level in the programming period and the light emitting period; a second scan signal having a high level in the programming period and the sampling period, and a low level in the initialization period and the light emitting period; and a voltage of a first electrode that is lowered in synchronization with a falling time of the second scan signal after the sampling period.
It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
Drawings
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principle of the invention. In the drawings:
fig. 1 is a diagram illustrating a display device according to an example of the present invention.
Fig. 2 is a circuit diagram illustrating a pixel in the display device shown in fig. 1.
Fig. 3 is a waveform diagram illustrating driving of a pixel circuit and a light emitting device in a pixel of the display apparatus shown in fig. 2.
Fig. 4A to 4D are diagrams illustrating driving of a pixel circuit and a light emitting device according to an initialization period, a programming period, a sampling period, and a light emitting period in the pixel of the display device illustrated in fig. 2.
Fig. 5 is a graph illustrating the luminance of the light emitting device according to the data voltage in the pixel of the display apparatus shown in fig. 2.
Detailed Description
Reference will now be made in detail to exemplary embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
Advantages and features of the present invention and a method of implementing the same will be clarified by the following embodiments described with reference to the accompanying drawings. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Furthermore, the invention is limited only by the scope of the claims.
The shapes, sizes, proportions, angles and numbers disclosed in the drawings for the purpose of describing embodiments of the invention are by way of example only, and are not intended to be limiting. Like reference numerals refer to like elements throughout. In the following description, a detailed description of related known art will be omitted when it is determined that the detailed description may unnecessarily obscure the emphasis of the present invention. Where the description uses "including," "having," and "containing" in this application, other moieties may be added unless "only" is used.
In explaining an element, although not explicitly stated, the element is interpreted to include an error range.
In describing the positional relationship, for example, when the positional relationship between two portions is described as "on … …", "above … …", "below … …", and "after … …", one or more other portions may be provided between the two portions unless "just" or "directly" is used.
In describing the temporal relationship, for example, when the temporal sequence is described as "after … …", "subsequently", "next", and "before … …", a discontinuous case may be included unless "exactly" or "directly" is used.
It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present invention.
In describing the elements of the present invention, the terms "first," "second," and the like may be used. These terms are only used to distinguish one element from another element, and the nature, order, sequence or number of the respective elements is not limited by these terms. It will be understood that when an element or layer is referred to as being "connected," "coupled," or "attached" to another element or layer, the one element or layer may be directly connected or attached to the other element or layer, the other element or layer may be "disposed" between the elements or layers, or the elements or layers may be "connected," "coupled," or "attached" to each other by the other element or layer.
Those skilled in the art can fully appreciate that the features of the various embodiments of the present invention can be combined or combined with each other, in part or in whole, and in various interoperations and drives with each other in the art. Embodiments of the invention may be implemented independently of each other or may be implemented together in an interdependent relationship.
Hereinafter, embodiments of a display apparatus according to the present invention will be described in detail with reference to the accompanying drawings. When a reference numeral is added to an element in each drawing, similar reference numerals may denote similar elements although shown in different drawings.
Fig. 1 is a plan view illustrating a display device according to an example of the present invention.
Referring to fig. 1, the display device includes a display panel 100, a timing controller 300, a data driving circuit 500, and a scan driving circuit 700.
The display panel 100 may include a plurality of data lines DL, a plurality of scan lines SL, a plurality of voltage supply lines VL, and a plurality of pixels P.
Each of the plurality of data lines DL may extend in a first direction and may be spaced apart from each other in a second direction crossing the first direction. Each of the plurality of scan lines SL may extend in the second direction and may be spaced apart from each other in the first direction. Each of the plurality of voltage supply lines VL may extend in a first direction and may be spaced apart from each other in a second direction. The directions of the plurality of data lines DL, the plurality of scan lines SL, and the plurality of voltage supply lines VL are not limited thereto, and the first direction and the second direction in which the respective lines are arranged may be replaced with each other or may be changed.
Each of the plurality of pixels P may be disposed at each pixel region, each of which is defined by a corresponding scan line SL, a corresponding data line DL, and a corresponding voltage supply line VL disposed in the display region of the display panel 100.
According to an example, the plurality of pixels P may include red, green, and blue sub-pixels. For example, red, green, and blue sub-pixels arranged in a length direction of the scan line SL (or the data line DL) may constitute a unit pixel (unit pixel) displaying an image. In addition, the unit pixel may further include a white pixel or may include other variations.
According to an example, each of the plurality of pixels P may include a pixel circuit having a driving transistor and a light emitting device connected to the pixel circuit.
The light emitting device of each pixel P may be interposed between a first electrode (e.g., an anode electrode) connected to a pixel circuit and a second electrode (e.g., a cathode electrode) connected to a common power source. According to an example, the light emitting device may include an organic light emitting device, a quantum dot light emitting device, an inorganic light emitting device, or a micro light emitting diode device. Such a light emitting device may emit light in proportion to the amount of data current supplied from the pixel circuit, thereby emitting colored light having a predetermined brightness.
The pixel circuit of each pixel P may drive the light emitting device by controlling a driving current flowing in the light emitting device based on the scan signal and the control signal. One configuration example of the pixel circuit of each pixel P will be described in detail below with reference to fig. 2 to 4D.
The timing controller 300 may generate pixel data corresponding to each of the plurality of pixels P based on the image signal. The timing controller 300 may generate a data control signal based on the timing synchronization signal and supply the data control signal to the data driving circuit 500. According to an example, the timing controller 300 may generate a scan control signal including a start signal and a plurality of scan clock signals based on the timing synchronization signal and supply the scan control signal to the scan driving circuit 700. The timing controller 300 may further generate a plurality of carry clock signals according to a driving method of the scan driving circuit 700 and provide the generated carry clock signals to the scan driving circuit 700.
The data driving circuit 500 may be connected to a plurality of data lines DL provided in the display panel 100. The data driving circuit 500 may receive pixel data and a data control signal supplied from the timing controller 300, and may receive a plurality of reference gamma voltages supplied from a power supply circuit. The data driving circuit 500 may convert the pixel data into an analog type data signal for each pixel using a data control signal and a plurality of reference gamma voltages, and supply the converted data signal to a corresponding data line DL for each pixel.
The scan driving circuit 700 may be connected to a plurality of scan lines SL disposed in the display panel 100. For example, the scan driving circuit 700 may generate scan signals according to a predetermined sequence based on the scan control signal supplied from the timing controller 300 and supply the generated scan signals to the corresponding scan lines SL.
According to an example, the scan driving circuit 700 may be integrated on one edge or both edges of the substrate according to a manufacturing process of a Thin Film Transistor (TFT), and connected to the plurality of scan lines SL in a one-to-one correspondence. For example, the scan driving circuit 700 may be formed in an integrated circuit and mounted on a substrate or mounted on a flexible circuit film, and the scan driving circuit 700 is connected to each of the plurality of scan lines SL.
Fig. 2 is a circuit diagram showing an example of each pixel P in the display device shown in fig. 1.
Referring to fig. 2 and as described above, each of the plurality of pixels P may include a pixel circuit PC having a driving transistor Tdr (e.g., a driving TFT) and a light emitting device LED (e.g., an organic light emitting diode) connected to the pixel circuit PC.
The pixel circuit PC may drive the light emitting device LED by controlling the driving current ILED flowing in the light emitting device LED. According to an example, the pixel circuit PC may include a driving transistor Tdr, first and second initialization transistors Ti1 and Ti2, a data providing transistor Tds, first and second emission control transistors Tec1 and Tec2, and first and second capacitors C1 and C2.
The driving transistor Tdr may control a driving current ILED flowing in the light emitting device LED. The driving transistor Tdr may selectively connect the third node N3 and the first node N1. For example, the driving transistor Tdr may be disposed between the third node N3 and the first node N1 to selectively supply the driving current ILED to the light emitting device LED. For example, the drain electrode of the driving transistor Tdr may be connected to the third node N3, the source electrode of the driving transistor Tdr may be connected to the first node N1, and the gate electrode of the driving transistor Tdr may be connected to the fourth node N4.
The drain electrode of the driving transistor Tdr may be connected to the source electrode of the second light emission controlling transistor Tec2 and the drain electrode of the second initializing transistor Ti2 through a third node N3. A source electrode of the driving transistor Tdr may be connected to a drain electrode of the first light emission control transistor Tec1 and a source electrode of the data supply transistor Tds through a first node N1. The gate electrode of the driving transistor Tdr may be connected to the source electrode of the second initializing transistor Ti2 and one end of the first capacitor C1 through a fourth node N4. Accordingly, the driving transistor Tdr may be turned on based on the voltage of the fourth node N4 and supply the driving current ILED supplied from the third node N3 to the first node N1.
The first initialization transistor Ti1 may be turned on based on a first scan signal SC1 (N), where N may be a natural number such as a positive integer, to electrically connect the voltage supply line VL and the second node N2. Here, the voltage supply line VL may correspond to or may be an initialization line that supplies the initialization voltage Vini to the second node N2. For example, a drain electrode of the first initializing transistor Ti1 may be connected to the voltage supply line VL for receiving the initializing voltage Vini, a source electrode of the first initializing transistor Ti1 may be connected to the second node N2, and a gate electrode of the first initializing transistor Ti1 may be connected to the first scan line SL1 for receiving the first scan signal SC1 (N).
The drain electrode of the first initialization transistor Ti1 may receive the initialization voltage Vini from the voltage supply line VL. The source electrode of the first initialization transistor Ti1 may be connected to the source electrode of the first light emission controlling transistor Tec1, the other end of the first capacitor C1, the other end of the second capacitor C2, and the anode electrode of the light emitting device LED through a second node N2. The gate electrode of the first initialization transistor Ti1 may receive a first scan signal SC1 (n) from the first scan line SL1. Accordingly, the first initialization transistor Ti1 may be turned on based on the first scan signal SC1 (N) and selectively provide the initialization voltage Vini to the second node N2.
The second initialization transistor Ti2 may be turned on based on the first scan signal SC1 (N) to electrically connect the third node N3 and the fourth node N4. For example, a drain electrode of the second initialization transistor Ti2 may be connected to the third node N3, a source electrode of the second initialization transistor Ti2 may be connected to the fourth node N4, and a gate electrode of the second initialization transistor Ti2 may be connected to the first scan line SL1.
The drain electrode of the second initialization transistor Ti2 may be connected to the source electrode of the second light emission control transistor Tec2 and the drain electrode of the driving transistor Tdr through a third node N3. The source electrode of the second initializing transistor Ti2 may be connected to the gate electrode of the driving transistor Tdr and one end of the first capacitor C1 through a fourth node N4. The gate electrode of the second initializing transistor Ti2 may receive the first scan signal SC1 (n) from the first scan line SL1. Accordingly, the second initialization transistor Ti2 may be turned on based on the first scan signal SC1 (N), and selectively provide the voltage at the third node N3 to the fourth node N4.
The data supply transistor Tds may be turned on based on the second scan signal SC2 (N) to electrically connect the data line DL and the first node N1. For example, a drain electrode of the data supply transistor Tds may be connected to the data line DL for receiving the data voltage Vdata, a source electrode of the data supply transistor Tds may be connected to the first node N1, and a gate electrode of the data supply transistor Tds may be connected to the second scan line SL2 for receiving the second scan signal SC2 (N).
The drain electrode of the data supply transistor Tds may receive a data voltage Vdata from the data line DL. The source electrode of the data supply transistor Tds may be connected to the source electrode of the driving transistor Tdr and the drain electrode of the first light emission control transistor Tec1 through a first node N1. The gate electrode of the data supply transistor Tds may receive the second scan signal SC2 (n) from the second scan line SL2. Accordingly, the data supply transistor Tds may be turned on based on the second scan signal SC2 (N), and supply the data voltage Vdata to the first node N1.
The first emission control transistor Tec1 may be turned on based on the first emission signal EM1 to electrically connect the first node N1 and the second node N2. For example, a drain electrode of the first emission control transistor Tec1 may be connected to the first node N1, a source electrode of the first emission control transistor Tec1 may be connected to the second node N2, and a gate electrode of the first emission control transistor Tec1 may be connected to a first emission control line EML1 for receiving the first emission signal EM1.
A drain electrode of the first lighting control transistor Tec1 may be connected to a source electrode of the driving transistor Tdr and a source electrode of the data supply transistor Tds through a first node N1. A source electrode of the first light emission controlling transistor Tec1 may be connected to the other end of the first capacitor C1, the other end of the second capacitor C2, the source electrode of the first initializing transistor Ti1, and an anode electrode of the light emitting device LED through a second node N2. The gate electrode of the first emission control transistor Tec1 may receive a first emission signal EM1 from a first emission control line EML1. Accordingly, the first emission control transistor Tec1 may be turned on based on the first emission signal EM1 and selectively supply the voltage at the first node N1 to the second node N2.
The second emission control transistor Tec2 may be turned on based on the second emission signal EM2 to electrically connect the driving power source EVDD to the third node N3. For example, a drain electrode of the second light emission control transistor Tec2 may be connected to the driving power source EVDD, a source electrode of the second light emission control transistor Tec2 may be connected to the third node N3, and a gate electrode of the second light emission control transistor Tec2 may be connected to the second light emission control line EML2 for receiving the second light emission signal EM2.
The drain electrode of the second light emission control transistor Tec2 may receive a driving voltage VDD from a driving power source EVDD. A source electrode of the second light emission control transistor Tec2 may be connected to a drain electrode of the driving transistor Tdr and a drain electrode of the second initialization transistor Ti2 through a third node N3. The gate electrode of the second light emission control transistor Tec2 may receive a second light emission signal EM2 from the second light emission control line EML2. Accordingly, the second light emission control transistor Tec2 may be turned on based on the second light emission signal EM2 and selectively supply the driving voltage VDD to the third node N3.
The first capacitor C1 may be connected between the fourth node N4 and the second node N2. For example, the first capacitor C1 may control the voltage of the fourth node N4 by storing a difference voltage between the fourth node N4 and the second node N2. For example, even if the second initialization transistor Ti2 is turned off, the voltage of the fourth node N4 may be kept constant by the potential difference between one end and the other end of the first capacitor C1. As a result, even if the second initialization transistor Ti2 is turned off, the first capacitor C1 may keep the voltage of the fourth node N4 constant, thereby controlling the operation of the driving transistor Tdr.
The second capacitor C2 may be connected between the second scan line SL2 and the second node N2. For example, the second capacitor C2 may control the voltage of the second node N2 by storing a difference voltage between the second scan line SL2 and the second node N2. For example, the second capacitor C2 may raise the voltage of the second node N2 when the second scan signal SC2 (N) supplied from the second scan line SL2 rises, and the second capacitor C2 may lower the voltage of the second node N2 when the second scan signal SC2 (N) falls. As a result, the voltage of the second node N2 may be controlled in synchronization with (e.g., in the same manner as) the rising time or the falling time of the second scan signal SC2 (N).
Fig. 3 is a waveform diagram illustrating driving of a pixel circuit and a light emitting device in a pixel of the display device shown in fig. 2, and fig. 4A to 4D are diagrams illustrating driving of a pixel circuit and a light emitting device according to an initialization period, a programming period, a sampling period, and a light emitting period in a pixel of the display device shown in fig. 2.
Referring to fig. 3 and 4A to 4D, each of the plurality of pixels P may be driven by the initialization period P1, the programming period P2, the sampling period P3, and the light emitting period P4.
The first scan line SL1 may be connected to the gate electrode of the first initializing transistor Ti1 and the gate electrode of the second initializing transistor Ti2. For example, the first scan line SL1 may supply the first scan signal SC1 (n) to gate electrodes of the first and second initialization transistors Ti1 and Ti2 to turn on or off the first and second initialization transistors Ti1 and Ti2, respectively. Here, the first scan signal SC1 (n) may have a high level in the initialization period P1 and the sampling period P3 and a low level in the programming period P2 and the light emitting period P4. Accordingly, the first initialization transistor Ti1 may be turned on when receiving the first scan signal SC1 (N) having a high level in the initialization period P1 and the sampling period P3, and supply the initialization voltage Vinit to the second node N2. The second initialization transistor Ti2 may be turned on when the first scan signal SC1 (N) having a high level is received in the initialization period P1 and the sampling period P3, and supplies the voltage of the node N3 to the fourth node N4.
The second scan line SL2 may be connected to a gate electrode of the data supply transistor Tds. For example, the second scan line SL2 may supply the second scan signal SC2 (n) to the gate electrode of the data supply transistor Tds to turn on or off the data supply transistor Tds. Here, the second scan signal SC2 (n) may have a high level in the programming period P2 and the sampling period P3 and a low level in the initialization period P1 and the light emitting period P4. Accordingly, the data supply transistor Tds may be turned on when receiving the second scan signal SC2 (N) having a high level during the program period P2 and the sampling period P3, and supply the data voltage Vdata to the first node N1.
The first emission control line EML1 may be connected to a gate electrode of the first emission control transistor Tec1. For example, the first emission control line EML1 may supply the first emission signal EM1 to the gate electrode of the first emission control transistor Tec1 to turn on or off the first emission control transistor Tec1. Here, the first emission signal EM1 may have a high level in the emission period P4 and a low level in the initialization period P1, the programming period P2, and the sampling period P3. Accordingly, the first emission control transistor Tec1 may be turned on when receiving the first emission signal EM1 having a high level during the emission period P4 and supply the voltage of the first node N1 to the second node N2.
The second light emission control line EML2 may be connected to a gate electrode of the second light emission control transistor Tec2. For example, the second emission control line EML2 may supply the second emission signal EM2 to the gate electrode of the second emission control transistor Tec2 to turn on or off the second emission control transistor Tec2. Here, the second emission signal EM2 may have a high level during the initialization period P1 and the emission period P4 and a low level during the programming period P2 and the sampling period P3. Accordingly, the second light emission control transistor Tec2 may be turned on upon receiving the second light emission signal EM2 having a high level during the initialization period P1 and the light emission period P4 and supply the driving voltage VDD to the third node N3.
In fig. 4A, the first initialization transistor Ti1 may be turned on during the initialization period P1 based on the first scan signal SC1 (N) to supply the initialization voltage Vini to the second node N2. For example, the second node N2, which is an anode of the light emitting device, may be initialized upon receiving the initialization voltage Vini during the initialization period P1.
The second emission control transistor Tec2 may be turned on during the initialization period P1 based on the second emission signal EM2 and supply the driving voltage VDD to the third node N3, and the second initialization transistor Ti2 may be turned on during the initialization period P1 based on the first scan signal SC1 (N) and supply the voltage of the third node N3 to the fourth node N4. For example, the second light emission control transistor Tec2 and the second initialization transistor Ti2 may be simultaneously turned on during the initialization period P1 and supply the driving voltage VDD to the fourth node N4, which is one end of the first capacitor C1.
As described above, during the initialization period P1, the driving voltage VDD may be supplied to the fourth node N4, which is one end of the first capacitor C1, and the initialization voltage Vini may be supplied to the second node N2, which is the other end of the first capacitor C1. For example, the first capacitor C1 may store a difference voltage (VDD-Vini) between the driving voltage VDD and the initialization voltage Vini during the initialization period P1.
According to an example, the initialization voltage V _ N2 of the second node N2 may be decreased in synchronization with the falling time T1 of the first scan signal SC1 (N) (see Drop 1). For example, the pixel circuit PC may further include an internal capacitor (not shown) connected between the gate electrode of the first initialization transistor Ti1 and the second node N2. For example, one end of the internal capacitor may be connected to the gate electrode of the first initialization transistor Ti1, and the other end of the internal capacitor may be connected to the second node N2. Here, the first scan signal SC1 (n) may rise at a start time of the initialization period P1 to have a high level, and the internal capacitor may store a difference voltage between both ends of the internal capacitor. The first scan signal SC1 (N) may fall to have a low level at the end time of the initialization period P1, and the internal capacitor may lower the voltage V _ N2 of the second node N2 based on the stored potential difference. Accordingly, the voltage V _ N2 of the second node N2 may have a voltage lower than the initialization voltage Vini in synchronization with the falling time T1 of the first scan signal SC1 (N).
In fig. 4B, the first and second initialization transistors Ti1 and Ti2 and the first and second emission control transistors Tec1 and Tec2 may be turned off. The data supply transistor Tds may be turned on during the program period P2 based on the second scan signal SC2 (N), and supplies the data voltage Vdata to the first node N1. Accordingly, the data voltage Vdata may be continuously supplied to the first node N1 as the source electrode of the driving transistor Tdr.
In fig. 4C, the data supply transistor Tds may be turned on even during the sampling period P3 based on the second scan signal SC2 (n), and the first and second initialization transistors Ti1 and Ti2 may be turned on during the sampling period P3 based on the first scan signal SC1 (n). Here, the fourth node N4 as the gate electrode of the driving transistor Tdr may have the driving voltage VDD stored by the first capacitor C1 before the sampling period P3, and the first node N1 as the source electrode of the driving transistor Tdr may have data provided during the immediately previous programming period P2The voltage Vdata. For example, the gate-source voltage Vgs of the driving transistor Tdr may correspond to a difference voltage (VDD-Vdata) between the driving voltage VDD and the data voltage Vdata, and the gate-source voltage Vgs of the driving transistor Tdr may be higher than the threshold voltage Vth so as to be turned on. Accordingly, at the time when the driving transistor Tdr is first turned on during the sampling period P3, the drain-source current Ids (Ids = k (VDD-Vdata-Vth)) of the driving transistor Tdr may be determined according to the driving voltage VDD, the data voltage Vdata, and the threshold voltage Vth of the driving transistor Tdr 2 ). The driving transistor Tdr may supply the drain-source current Ids to the first node N1 until the gate-source voltage Vgs reaches the threshold voltage Vth of the driving transistor Tdr. In this way, the voltage of the fourth node N4 and the drain-source current Ids of the driving transistor Tdr may change from the time when the driving transistor Tdr is turned on for the first time during the sampling period P3, and the voltage of the fourth node N4 may converge (converted) to a summed voltage (Vdata + Vth) of the data voltage Vdata and the threshold voltage Vth of the driving transistor Tdr.
According to an example, the voltage V _ N2 of the second node N2 may decrease in synchronization with the falling time T2 of the first scan signal SC1 (N) of the sampling period P3 (see Drop 2). For example, the pixel circuit PC may further include an internal capacitor (not shown) connected between the gate electrode of the first initialization transistor Ti1 and the second node N2. For example, one end of the internal capacitor may be connected to the gate electrode of the first initialization transistor Ti1, and the other end of the internal capacitor may be connected to the second node N2. Here, the internal capacitor may hold the potential difference stored in the initialization period P1, and the first scan signal SC1 (n) may decrease to have a low level at the end time of the sampling period P3. Accordingly, the internal capacitor may lower the voltage V _ N2 of the second node N2 based on the stored potential difference. Accordingly, the voltage V _ N2 of the second node N2 may have a voltage lower than the initialization voltage Vini in synchronization with the falling time T2 of the first scan signal SC1 (N).
According to an example, the second capacitor C2 may decrease (see Drop 3) the voltage V _ N2 of the second node N2 in synchronization with the falling time T3 of the second scan signal SC2 (N). For example, the voltage V _ N2 of the second node N2 may be decreased in synchronization with the falling time T2 of the first scan signal SC1 (N) of the sampling period P3 (see Drop 2), and then may be further decreased after the sampling period P3 in synchronization with the falling time T3 of the second scan signal SC2 (N) (see Drop 3). For example, one end of the second capacitor C2 may be connected to the second scan line SL2, and the other end of the second capacitor C2 may be connected to the second node N2. Here, the second scan signal SC2 (n) may rise at the start time of the program period P2 to have a high level, and the second capacitor C2 may store a difference voltage between both ends of the second capacitor C2. The second scan signal SC2 (n) may be lowered to have a low level after the sampling period P3, and the voltage at one end of the second capacitor C2 may be lowered. Accordingly, the second capacitor C2 may lower the voltage V _ N2 of the second node N2, which is the other end of the second capacitor C2, based on the stored potential difference.
According to an example, when the data voltage Vdata has a predetermined minimum value, the second capacitor C2 may lower the voltage V _ N2 of the second node N2 to the threshold voltage Vth or less of the light emitting device LED during the light emitting period P4. For example, when the voltage V _ N2 charged in the second node N2 is high immediately before the light emission period P4, the voltage of the second node N2 may increase to be higher than the threshold voltage Vth of the light emitting device LED in the light emission period P4, whereby the light emitting device LED may emit light. In the related art light emitting display apparatus, even when the data voltage has a minimum value that can be realized in the driving circuitry, the voltage of the anode electrode of the light emitting device increases above the threshold voltage of the light emitting device, and thus, the light emitting device may slightly emit light, resulting in a problem that deep black cannot be realized.
In order to solve such a limitation related to the related art, the display device according to the present invention includes the second capacitor C2 connected between the second scan line SL2 and the second node N2, which is an anode electrode of the light emitting device LED, thereby reducing the voltage V _ N2 charged to the second node N2 immediately before the light emitting period P4. For example, the voltage V _ N2 of the second node N2 may decrease in synchronization with the falling time T2 of the first scan signal SC1 (N) of the sampling period P3 (see Drop 2), and the second capacitor C2 may decrease the voltage of the second node N2 again in synchronization with the falling time T3 of the second scan signal SC2 (N) after the sampling period P3 (see Drop 3). Accordingly, by including the second capacitor C2, the display device according to the present invention may lower the voltage V _ N2 of the second node N2 to the threshold voltage Vth or less of the light emitting device LED and implement deep black while effectively securing the data voltage margin.
In fig. 4D, the first emission control transistor Tec1 may be turned on during the emission period P4 based on the first emission signal EM1 and supply the voltage of the first node N1 to the second node N2, and the second emission control transistor Tec2 may be turned on during the emission period P4 based on the second emission signal EM2 and supply the driving voltage VDD to the third node N3. The fourth node N4, which is the gate electrode of the driving transistor Tdr, may have a sum voltage (Vdata + Vth) of the data voltage Vdata stored by the first capacitor C1 and the threshold voltage Vth of the driving transistor Tdr before the light emission period P4, and the gate-source voltage Vgs of the driving transistor Tdr may be increased to be greater than the threshold voltage Vth to be turned on. Accordingly, the second light emission control transistor Tec2, the driving transistor Tdr, and the first light emission control transistor Tec1 may be turned on during the light emission period P4 and supply the driving current ILED to the light emitting device LED.
According to an example, the drain-source current Ids of the driving transistor Tdr may be supplied to the light emitting device LED through the first light emission control transistor Tec1. For example, the first light emission controlling transistor Tec1 may supply the driving current ILED to the light emitting device LED based on the drain-source current Ids of the driving transistor Tdr. Accordingly, the driving current ILED may be determined by the drain-source current Ids of the driving transistor Tdr. The drain-source current Ids of the driving transistor Tdr may be determined by the following equation at the time when the driving transistor Tdr is first turned on during the light emission period P4:
Ids=k*(Vgs–Vth) 2 =k*(Vdata+Vth-Vini-Vth) 2 =k*(Vdata-Vini) 2
here, k corresponds to a constant. For example, the driving current ILED may be determined by the data voltage Vdata, and may not be affected by the threshold voltage Vth of the driving transistor Tdr. Accordingly, the display device according to the present invention internally compensates for the characteristic of the threshold voltage Vth of the driving transistor Tdr, thereby eliminating the deviation of the electrical characteristics of the driving transistor Tdr occurring between a plurality of pixels, thereby eliminating the deviation of the luminance between the pixels. As a result, the display device according to the present invention can maintain the luminance of the display panel uniform by compensating the threshold voltage characteristic of the driving transistor Tdr.
Fig. 5 is a graph illustrating an example of luminance of a light emitting device according to a data voltage in a pixel of the display apparatus shown in fig. 2. Here, the first pixel circuit PC1 is a pixel circuit that does not include the second capacitor C2 of the present invention, and the second pixel circuit PC2 corresponds to or is a pixel circuit of a display device according to the present invention. It is assumed that the Light Emitting Devices (LEDs) of the first pixel circuit PC1 and the second pixel circuit PC2 are the same.
Referring to fig. 5, the first pixel circuit PC1 has a problem that the light emitting device LED slightly emits light even if the data voltage Vdata has a minimum value Vmin that can be realized in the driving circuitry, thereby failing to realize deep black.
In contrast, since the display device according to the present invention includes the second capacitor C2 connected between the second scan line SL2 and the second node N2, which is the anode electrode of the light emitting device LED, the voltage V _ N2 charged to the second node N2 immediately before the light emitting period P4 may be lowered, and when the data voltage Vdata has the minimum value Vmin that can be realized in the driving circuit system, the light emission of the light emitting device LED may be effectively prevented. In this manner, since the display device according to the present invention includes the second capacitor C2, when the data voltage Vdata has a predetermined minimum value, the voltage V _ N2 of the second node N2 may be lowered to the threshold voltage Vth of the light emitting device LED or less, and thus deep black may be realized while securing a data voltage margin.
Therefore, in the display apparatus according to the present invention, when the data voltage has a predetermined minimum value, the voltage of the anode electrode of the light emitting device may be lowered to the threshold voltage of the light emitting device or less, thereby implementing deep black while securing the data voltage margin. Further, in the display apparatus according to the present invention, by lowering the voltage of the anode electrode of the light emitting device in synchronization with the falling time of the scan signal, light emission of the light emitting device can be prevented when the data voltage has a predetermined minimum value.
A display device according to an embodiment of the present invention includes: a pixel including a pixel circuit having a driving transistor and a light emitting device connected to the pixel circuit, wherein the pixel circuit includes: a driving transistor controlling a flow of a driving current in the light emitting device; a data supply transistor selectively supplying a data voltage to a first node which is a source electrode of the driving transistor; a first light emission control transistor selectively connecting the first node to a second node that is an anode electrode of the light emitting device; a first initialization transistor that selectively supplies an initialization voltage to the second node; a second light emission control transistor selectively supplying a driving voltage to a third node as a drain electrode of the driving transistor; a second initialization transistor selectively connecting the third node to a fourth node which is a gate electrode of the driving transistor; a first capacitor connected between the second node and the fourth node; and a second capacitor connected between the second node and the gate electrode of the data supply transistor.
According to an embodiment of the present invention, the pixel is driven by an initialization period, a programming period, a sampling period, and an emission period, and the first initialization transistor is turned on during the initialization period and the sampling period based on a first scan signal supplied from a first scan line and supplies the initialization voltage to the second node.
According to an embodiment of the present invention, the second initialization transistor is turned on during the initialization period and the sampling period based on the first scan signal, and supplies the voltage of the third node to the fourth node.
According to an embodiment of the present invention, the data supply transistor is turned on during the program period and the sampling period based on a second scan signal supplied from a second scan line, and supplies the data voltage to the first node.
According to an embodiment of the present invention, the second capacitor stores a difference voltage between the second scan line and the second node.
According to an embodiment of the present invention, the second capacitor decreases the voltage of the second node in synchronization with a falling time of the second scan signal.
According to an embodiment of the present invention, the second capacitor decreases the voltage of the second node to a threshold voltage of the light emitting device or lower when the data voltage has a predetermined minimum value.
According to an embodiment of the present invention, the first emission control transistor is turned on during the emission period based on a first emission signal provided from a first emission line and provides the voltage of the first node to the second node.
According to an embodiment of the present invention, the second light emission controlling transistor is turned on during the initialization period and the light emission period based on a second light emission signal supplied from a second light emitting line, and supplies the driving voltage to the third node.
The above-described features, structures, and effects of the present invention are included in at least one embodiment of the present invention, but are not limited to only one embodiment. Further, the features, structures, and effects described in at least one embodiment of the present invention can be achieved by a person skilled in the art by combining or modifying other embodiments. Therefore, matters related to combination and modification should be construed as being within the scope of the present invention.
It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.
Claims (15)
1. A display device, comprising:
for displaying a plurality of pixels of an image,
wherein the plurality of pixels are driven by a plurality of signals according to the initialization period, the programming period, the sampling period, and the light emitting period,
wherein the plurality of signals comprises:
a first scan signal having a high level in the initialization period and the sampling period, and a low level in the programming period and the light emitting period;
a second scan signal having a high level in the programming period and the sampling period, and a low level in the initialization period and the light emitting period; and
a voltage of a first electrode that is lowered in synchronization with a falling time of the first scan signal in the initialization period.
2. The display device of claim 1, wherein the plurality of signals further comprises:
a first light emitting signal having a high level in the light emitting period and having a low level in the initialization period, the programming period, and the sampling period;
a second light-emitting signal having a high level in the initialization period and the light-emitting period, and a low level in the programming period and the sampling period.
3. The display device according to claim 1, wherein at least one of the plurality of pixels includes a pixel circuit and a light emitting device connected to the pixel circuit,
wherein the pixel circuit includes:
a driving transistor controlling a driving current to flow in the light emitting device;
a data supply transistor selectively supplying a data voltage to a first node which is a source electrode of the driving transistor;
a first light emission control transistor selectively connecting the first node to a second node that is one electrode of the light emitting device;
a first capacitor connected between the second node and a fourth node that is a gate electrode of the driving transistor; and
a second capacitor connected between the second node and a gate electrode of the data supply transistor.
4. The display device of claim 3, wherein the pixel circuit further comprises:
a first initialization transistor to selectively provide an initialization voltage to the second node.
5. The display device of claim 4, wherein the pixel circuit further comprises:
a second light emission control transistor selectively supplying a driving voltage to a third node as a drain electrode of the driving transistor; and
a second initialization transistor selectively connecting the third node to the fourth node.
6. The display device according to claim 5, wherein
The first initialization transistor is turned on during the initialization period and the sampling period based on a first scan signal supplied from a first scan line, and supplies the initialization voltage to the second node.
7. The display device according to claim 6, wherein
The data supply transistor is turned on during the program period and the sampling period based on a second scan signal supplied from a second scan line, and supplies the data voltage to the first node.
8. The display device according to claim 7, wherein
The second capacitor reduces the voltage of the second node to a threshold voltage of the light emitting device or lower when the data voltage has a predetermined minimum value.
9. A display device, comprising:
for displaying a plurality of pixels of an image,
wherein the plurality of pixels are driven by a plurality of signals according to the initialization period, the programming period, the sampling period, and the light emitting period,
wherein the plurality of signals comprises:
a first scan signal having a high level in the initialization period and the sampling period, and a low level in the programming period and the light emitting period;
a second scan signal having a high level in the programming period and the sampling period, and a low level in the initialization period and the light emitting period; and
a voltage of a first electrode that is decreased in synchronization with a falling time of the first scan signal in the sampling period.
10. The display device according to claim 9, wherein
The voltage of the first electrode is further decreased after the sampling period in synchronization with a falling time of the second scan signal.
11. The display device of claim 9, wherein the plurality of signals further comprises:
a first light emitting signal having a high level in the light emitting period and having a low level in the initialization period, the programming period, and the sampling period;
a second light-emitting signal having a high level in the initialization period and the light-emitting period, and a low level in the programming period and the sampling period.
12. The display device according to claim 9, wherein
At least one of the plurality of pixels includes a pixel circuit and a light emitting device connected to the pixel circuit,
wherein the pixel circuit includes:
a driving transistor controlling a driving current to flow in the light emitting device;
a data supply transistor selectively supplying a data voltage to a first node which is a source electrode of the driving transistor;
a first light emission control transistor selectively connecting the first node to a second node that is one electrode of the light emitting device;
a first capacitor connected between the second node and a fourth node that is a gate electrode of the driving transistor; and
a second capacitor connected between the second node and a gate electrode of the data supply transistor.
13. The pixel circuit of claim 12, wherein
The second capacitor reduces the voltage of the second node to a threshold voltage of the light emitting device or lower when the data voltage has a predetermined minimum value.
14. A display device, comprising:
for displaying a plurality of pixels of an image,
wherein the plurality of pixels are driven by a plurality of signals according to the initialization period, the programming period, the sampling period, and the light emitting period,
wherein the plurality of signals comprises:
a first scan signal having a high level in the initialization period and the sampling period, and a low level in the programming period and the light emitting period;
a second scan signal having a high level in the programming period and the sampling period, and a low level in the initialization period and the light emitting period; and
a voltage of a first electrode that is lowered in synchronization with a falling time of the second scan signal after the sampling period.
15. The display device of claim 14, wherein the plurality of signals further comprises:
a first light emitting signal having a high level in the light emitting period and having a low level in the initialization period, the programming period, and the sampling period;
a second light-emitting signal having a high level in the initialization period and the light-emitting period, and a low level in the programming period and the sampling period.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2018-0174088 | 2018-12-31 | ||
KR1020180174088A KR102564366B1 (en) | 2018-12-31 | 2018-12-31 | Display apparatus |
CN201911174567.XA CN111383591B (en) | 2018-12-31 | 2019-11-26 | Display device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201911174567.XA Division CN111383591B (en) | 2018-12-31 | 2019-11-26 | Display device |
Publications (1)
Publication Number | Publication Date |
---|---|
CN115273755A true CN115273755A (en) | 2022-11-01 |
Family
ID=71079742
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201911174567.XA Active CN111383591B (en) | 2018-12-31 | 2019-11-26 | Display device |
CN202210939999.0A Pending CN115273755A (en) | 2018-12-31 | 2019-11-26 | Display device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201911174567.XA Active CN111383591B (en) | 2018-12-31 | 2019-11-26 | Display device |
Country Status (5)
Country | Link |
---|---|
US (2) | US10971064B2 (en) |
KR (2) | KR102564366B1 (en) |
CN (2) | CN111383591B (en) |
DE (1) | DE102019135074A1 (en) |
GB (2) | GB2594150B (en) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102564366B1 (en) * | 2018-12-31 | 2023-08-04 | 엘지디스플레이 주식회사 | Display apparatus |
CN109785799B (en) * | 2019-01-18 | 2021-08-20 | 京东方科技集团股份有限公司 | Display device and pixel compensation circuit and driving method thereof |
CN112767883A (en) * | 2019-11-01 | 2021-05-07 | 京东方科技集团股份有限公司 | Pixel driving circuit, driving method thereof and display device |
CN113966528B (en) * | 2020-03-12 | 2024-03-19 | 京东方科技集团股份有限公司 | Pixel circuit, driving method thereof and display device |
KR20220052747A (en) * | 2020-10-21 | 2022-04-28 | 엘지디스플레이 주식회사 | Organic light emitting display device |
KR20220062844A (en) * | 2020-11-09 | 2022-05-17 | 엘지디스플레이 주식회사 | DiPlay Device |
US11322087B1 (en) * | 2021-04-22 | 2022-05-03 | Sharp Kabushiki Kaisha | Pixel circuit with threshold voltage compensation |
US20230013661A1 (en) * | 2021-07-15 | 2023-01-19 | Sharp Display Technology Corporation | Pixel circuit with threshold voltage compensation |
CN113744683B (en) * | 2021-09-03 | 2023-06-27 | 北京京东方技术开发有限公司 | Pixel circuit, driving method and display device |
CN114038438B (en) * | 2021-11-29 | 2023-04-07 | 京东方科技集团股份有限公司 | Drive circuit and display device |
CN114093321B (en) * | 2021-11-30 | 2023-11-28 | 厦门天马微电子有限公司 | Pixel driving circuit, driving method, display panel and display device |
KR20240011306A (en) * | 2022-07-18 | 2024-01-26 | 삼성디스플레이 주식회사 | Pixel and display device including the same |
KR20240013959A (en) * | 2022-07-21 | 2024-01-31 | 삼성디스플레이 주식회사 | Pixel circuit and display device including the same |
CN115019729B (en) * | 2022-08-04 | 2022-11-25 | 惠科股份有限公司 | Pixel driving circuit, display panel and control method thereof |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060066532A1 (en) * | 2004-09-08 | 2006-03-30 | Jeong Jin T | Organic light emitting diode display |
CN1758308A (en) * | 2004-10-08 | 2006-04-12 | 三星Sdi株式会社 | Pixel circuit and light emitting display comprising the same |
CN101097680A (en) * | 2006-06-30 | 2008-01-02 | Lg.菲利浦Lcd株式会社 | Organic light-emitting diode display device and driving method thereof |
CN101123065A (en) * | 2006-08-09 | 2008-02-13 | 精工爱普生株式会社 | Active-matrix-type light-emitting device, electronic apparatus, and pixel driving method for active-matrix-type light-emitting device |
US20110134100A1 (en) * | 2009-12-08 | 2011-06-09 | Bo-Yong Chung | Pixel circuit and organic electro-luminescent display apparatus |
US20110164016A1 (en) * | 2010-01-05 | 2011-07-07 | Chul-Kyu Kang | Pixel circuit, organic light emitting display, and driving method thereof |
CN103247256A (en) * | 2012-02-07 | 2013-08-14 | 三星显示有限公司 | Pixel and organic light emitting diode display using the same |
CN103514833A (en) * | 2012-06-14 | 2014-01-15 | 乐金显示有限公司 | Organic light emitting diode display device and method of driving the same |
CN103700338A (en) * | 2012-09-27 | 2014-04-02 | 乐金显示有限公司 | Pixel circuit and method for driving thereof, and organic light emitting display device using the same |
CN104252844A (en) * | 2014-09-23 | 2014-12-31 | 京东方科技集团股份有限公司 | Pixel circuit, driving method of pixel circuit, organic light emitting display panel and display device |
US20150123557A1 (en) * | 2013-11-06 | 2015-05-07 | Samsung Display Co., Ltd. | Organic light emitting display device and method for driving the same |
US20160055792A1 (en) * | 2014-08-25 | 2016-02-25 | Samsung Display Co., Ltd. | Pixel and organic light-emitting diode (oled) display |
KR20160141366A (en) * | 2015-05-28 | 2016-12-08 | 엘지디스플레이 주식회사 | Organic Light Emitting Display and Circuit thereof |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3772889B2 (en) * | 2003-05-19 | 2006-05-10 | セイコーエプソン株式会社 | Electro-optical device and driving device thereof |
JP2005099715A (en) * | 2003-08-29 | 2005-04-14 | Seiko Epson Corp | Driving method of electronic circuit, electronic circuit, electronic device, electrooptical device, electronic equipment and driving method of electronic device |
KR100673759B1 (en) * | 2004-08-30 | 2007-01-24 | 삼성에스디아이 주식회사 | Light emitting display |
JP4923410B2 (en) * | 2005-02-02 | 2012-04-25 | ソニー株式会社 | Pixel circuit and display device |
JP2008164796A (en) * | 2006-12-27 | 2008-07-17 | Sony Corp | Pixel circuit and display device and driving method thereof |
JP2008233399A (en) * | 2007-03-19 | 2008-10-02 | Sony Corp | Pixel circuit, display device, and manufacturing method of display device |
KR100897172B1 (en) * | 2007-10-25 | 2009-05-14 | 삼성모바일디스플레이주식회사 | Pixel and organic lightemitting display using the same |
KR100889675B1 (en) * | 2007-10-25 | 2009-03-19 | 삼성모바일디스플레이주식회사 | Pixel and organic lightemitting display using the same |
JP5115180B2 (en) * | 2007-12-21 | 2013-01-09 | ソニー株式会社 | Self-luminous display device and driving method thereof |
JP2010266493A (en) * | 2009-05-12 | 2010-11-25 | Sony Corp | Driving method for pixel circuit and display apparatus |
KR101329964B1 (en) * | 2009-12-31 | 2013-11-13 | 엘지디스플레이 주식회사 | Organic light emitting diode display device |
KR101127582B1 (en) * | 2010-01-04 | 2012-03-27 | 삼성모바일디스플레이주식회사 | P pixel circuit, organic electro-luminescent display apparatus and controlling method for the same |
KR101860860B1 (en) * | 2011-03-16 | 2018-07-02 | 삼성디스플레이 주식회사 | Organic Light Emitting Display and Driving Method Thereof |
KR101450949B1 (en) * | 2011-10-04 | 2014-10-16 | 엘지디스플레이 주식회사 | Organic light-emitting display device |
KR101360767B1 (en) * | 2012-08-17 | 2014-02-12 | 엘지디스플레이 주식회사 | Organic light emitting diode display device and method for driving the same |
KR101486538B1 (en) * | 2012-08-17 | 2015-01-26 | 엘지디스플레이 주식회사 | Organic light emitting diode display device and method for driving the same |
KR20140067583A (en) * | 2012-11-27 | 2014-06-05 | 엘지디스플레이 주식회사 | Organic light emitting diode display device and method for driving the same |
KR102062875B1 (en) * | 2013-09-10 | 2020-01-07 | 삼성디스플레이 주식회사 | Pixel and organic light emitting display device using the same |
WO2015118598A1 (en) * | 2014-02-06 | 2015-08-13 | 株式会社Joled | Display device |
KR102218779B1 (en) * | 2014-07-04 | 2021-02-19 | 엘지디스플레이 주식회사 | Organic light emitting diode display device |
CN104464639B (en) * | 2014-12-29 | 2017-10-13 | 昆山工研院新型平板显示技术中心有限公司 | A kind of image element circuit and its driving method and organic light-emitting display device |
KR102289838B1 (en) * | 2015-04-28 | 2021-08-13 | 삼성디스플레이 주식회사 | Organic light emitting diode display |
US10032413B2 (en) * | 2015-05-28 | 2018-07-24 | Lg Display Co., Ltd. | Organic light emitting display |
KR102351667B1 (en) * | 2015-08-07 | 2022-01-14 | 삼성디스플레이 주식회사 | Organic light emitting diode display |
KR20170074620A (en) * | 2015-12-22 | 2017-06-30 | 엘지디스플레이 주식회사 | Sub-pixel of organic light emitting display device and organic light emitting display device including the same |
KR20180061524A (en) * | 2016-11-29 | 2018-06-08 | 엘지디스플레이 주식회사 | Display panel and electroluminescence display using the same |
CN108492770B (en) * | 2018-03-27 | 2021-01-22 | 京东方科技集团股份有限公司 | Pixel compensation circuit, driving method thereof, display panel and display device |
US11195459B2 (en) * | 2018-03-28 | 2021-12-07 | Sharp Kabushiki Kaisha | Display device and method for driving same |
CN108847186B (en) | 2018-06-29 | 2021-05-25 | 昆山国显光电有限公司 | Pixel circuit, driving method thereof, display panel and display device |
CN110211539B (en) * | 2018-08-02 | 2021-04-27 | 京东方科技集团股份有限公司 | Pixel driving circuit, pixel driving method and touch display device |
KR102528519B1 (en) * | 2018-08-23 | 2023-05-03 | 삼성디스플레이 주식회사 | Display device |
CN108877679A (en) | 2018-09-17 | 2018-11-23 | 京东方科技集团股份有限公司 | Pixel circuit, display device and image element driving method |
KR102564366B1 (en) * | 2018-12-31 | 2023-08-04 | 엘지디스플레이 주식회사 | Display apparatus |
-
2018
- 2018-12-31 KR KR1020180174088A patent/KR102564366B1/en active IP Right Grant
-
2019
- 2019-11-26 CN CN201911174567.XA patent/CN111383591B/en active Active
- 2019-11-26 CN CN202210939999.0A patent/CN115273755A/en active Pending
- 2019-12-16 US US16/715,999 patent/US10971064B2/en active Active
- 2019-12-19 DE DE102019135074.3A patent/DE102019135074A1/en active Pending
- 2019-12-20 GB GB2103547.2A patent/GB2594150B/en active Active
- 2019-12-20 GB GB1919020.6A patent/GB2582052B/en active Active
-
2021
- 2021-03-08 US US17/195,125 patent/US11386842B2/en active Active
-
2023
- 2023-08-02 KR KR1020230100928A patent/KR20230118787A/en not_active Application Discontinuation
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060066532A1 (en) * | 2004-09-08 | 2006-03-30 | Jeong Jin T | Organic light emitting diode display |
CN1758308A (en) * | 2004-10-08 | 2006-04-12 | 三星Sdi株式会社 | Pixel circuit and light emitting display comprising the same |
CN101097680A (en) * | 2006-06-30 | 2008-01-02 | Lg.菲利浦Lcd株式会社 | Organic light-emitting diode display device and driving method thereof |
CN101123065A (en) * | 2006-08-09 | 2008-02-13 | 精工爱普生株式会社 | Active-matrix-type light-emitting device, electronic apparatus, and pixel driving method for active-matrix-type light-emitting device |
US20110134100A1 (en) * | 2009-12-08 | 2011-06-09 | Bo-Yong Chung | Pixel circuit and organic electro-luminescent display apparatus |
US20110164016A1 (en) * | 2010-01-05 | 2011-07-07 | Chul-Kyu Kang | Pixel circuit, organic light emitting display, and driving method thereof |
CN103247256A (en) * | 2012-02-07 | 2013-08-14 | 三星显示有限公司 | Pixel and organic light emitting diode display using the same |
CN103514833A (en) * | 2012-06-14 | 2014-01-15 | 乐金显示有限公司 | Organic light emitting diode display device and method of driving the same |
CN103700338A (en) * | 2012-09-27 | 2014-04-02 | 乐金显示有限公司 | Pixel circuit and method for driving thereof, and organic light emitting display device using the same |
US20150123557A1 (en) * | 2013-11-06 | 2015-05-07 | Samsung Display Co., Ltd. | Organic light emitting display device and method for driving the same |
US20160055792A1 (en) * | 2014-08-25 | 2016-02-25 | Samsung Display Co., Ltd. | Pixel and organic light-emitting diode (oled) display |
CN104252844A (en) * | 2014-09-23 | 2014-12-31 | 京东方科技集团股份有限公司 | Pixel circuit, driving method of pixel circuit, organic light emitting display panel and display device |
KR20160141366A (en) * | 2015-05-28 | 2016-12-08 | 엘지디스플레이 주식회사 | Organic Light Emitting Display and Circuit thereof |
Also Published As
Publication number | Publication date |
---|---|
US20200211452A1 (en) | 2020-07-02 |
US20210193030A1 (en) | 2021-06-24 |
GB2582052A (en) | 2020-09-09 |
GB2594150A (en) | 2021-10-20 |
GB2594150B (en) | 2022-11-16 |
US11386842B2 (en) | 2022-07-12 |
GB2582052B (en) | 2021-05-05 |
GB201919020D0 (en) | 2020-02-05 |
KR102564366B1 (en) | 2023-08-04 |
US10971064B2 (en) | 2021-04-06 |
CN111383591B (en) | 2022-08-26 |
DE102019135074A1 (en) | 2020-07-02 |
KR20200082964A (en) | 2020-07-08 |
KR20230118787A (en) | 2023-08-14 |
CN111383591A (en) | 2020-07-07 |
GB202103547D0 (en) | 2021-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111383591B (en) | Display device | |
US10713996B2 (en) | Display panel and method for driving the display panel | |
US10540928B2 (en) | Electroluminescent display device | |
US20200394953A1 (en) | Display module and driving method thereof | |
CN113396452B (en) | Display panel and driving method of display panel | |
CN106558287B (en) | Organic light emissive pixels driving circuit, driving method and organic light emitting display panel | |
US9349318B2 (en) | Pixel circuit, driving method for threshold voltage compensation, and organic light emitting display device using the same | |
KR102555101B1 (en) | Display apparatus | |
KR100812003B1 (en) | Organic Light Emitting Display Device | |
KR20190048591A (en) | Organic light emitting display device | |
CN112447131B (en) | Pixel circuit | |
KR20170002786A (en) | Pixel, organic light emitting display device, and driving method thereof | |
KR100604057B1 (en) | Pixel and Light Emitting Display Using the Same | |
CN111833790A (en) | Display device and driving method thereof | |
KR20210128149A (en) | Display mudule and driving method of the display module | |
US8928642B2 (en) | Pixel and organic light emitting display device using the same | |
CN109872693B (en) | Pixel, driving method, display panel with pixel and display device | |
US20220114965A1 (en) | Electro-optical apparatus and electronic device | |
KR102656407B1 (en) | Display apparatus | |
KR100604059B1 (en) | Pixel and Light Emitting Display Using The Same | |
KR102676775B1 (en) | Display device | |
KR102658432B1 (en) | Emitting control Signal Generator and Light Emitting Display Device including the same | |
US11217170B2 (en) | Pixel-driving circuit and driving method, a display panel and apparatus | |
KR20220048355A (en) | Display device | |
KR20220060457A (en) | Display apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |