CN114461451A - PCI equipment hot restart method, system and related components - Google Patents
PCI equipment hot restart method, system and related components Download PDFInfo
- Publication number
- CN114461451A CN114461451A CN202210094413.5A CN202210094413A CN114461451A CN 114461451 A CN114461451 A CN 114461451A CN 202210094413 A CN202210094413 A CN 202210094413A CN 114461451 A CN114461451 A CN 114461451A
- Authority
- CN
- China
- Prior art keywords
- pci
- gpio
- bandwidth
- state value
- restart
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 49
- 238000004590 computer program Methods 0.000 claims description 13
- 230000008569 process Effects 0.000 description 8
- 230000003111 delayed effect Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 230000009471 action Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1438—Restarting or rejuvenating
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
Abstract
The application discloses a hot restart method, a system and a device for PCI equipment and a computer readable storage medium, wherein the hot restart method for the PCI equipment comprises the following steps: acquiring GPIO state values of the PCI slots of each bandwidth, which are used for executing hot restart operation; determining the output state value of each GPIO signal interface according to the GPIO state value; and controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value, and delaying preset time so as to warm restart the PCI equipment connected with each PCI slot with the bandwidth. According to the method and the device, the GPIO signal interface of the ARM processor is physically connected with the Reset signal interface of the PCI slot with the bandwidth of x16, and the hot restart of the PCI equipment with different bandwidths can be realized through the GPIO signals output by the GPIO signal interfaces.
Description
Technical Field
The present application relates to the field of servers, and in particular, to a method, a system, and a related component for hot reboot of a PCI device.
Background
Currently, the most used in server products are PCI (Peripheral Component Interconnect) buses, and PCI devices mounted on the PCI buses include, but are not limited to, PCI standard network cards, Non-Volatile Memory host controller interface (NVME) hard disks (PCI standard NVME) hard disks, Memory cards of PCIE (Peripheral Component Interconnect Express) standard, and the like. In order to improve the hot restart efficiency of the PCI device, a hardware engineer uses a systemReset signal to support the hot restart function of all PCI devices when designing a server product. However, the design of chips in the emerging ARM (Advanced RISC Machine, the first RISC microprocessor designed by Acorn limited in the united kingdom with low power consumption cost) server domain does not have the systemReset signal, and the hot restart function of the PCI device cannot be supported by the above manner.
Therefore, how to provide a solution to the above technical problem is a problem that needs to be solved by those skilled in the art.
Disclosure of Invention
The purpose of the present application is to provide a PCI device warm restart method, system, apparatus, and computer readable storage medium, in which a GPIO signal interface of an ARM processor is physically connected to a Reset signal interface of a PCI slot with a bandwidth of x16, and a warm restart of PCI devices with different bandwidths can be achieved through GPIO signals output by each GPIO signal interface.
In order to solve the above technical problem, the present application provides a hot restart method for a PCI device, which is applied to an ARM motherboard, where the ARM motherboard is provided with an ARM processor and PCI slots with various bandwidths, a plurality of GPIO signal interfaces of the AMR processor are connected to Reset signal interfaces of the PCI slots with x16 bandwidths, and the hot restart method for a PCI device includes:
acquiring GPIO state values of the PCI slots of each bandwidth, wherein the PCI slots are used for executing hot restart operation;
determining an output state value of each GPIO signal interface according to the GPIO state value;
and controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value, and delaying preset time so as to warm restart the PCI equipment connected with the PCI slot position of each bandwidth.
Optionally, the process of obtaining the GPIO state value used by the PCI slot of each bandwidth to perform the warm reboot operation includes:
and determining a GPIO state value used for executing hot restart operation by the PCI slot of each bandwidth according to the split state of the PCI slot of the x16 bandwidth and the ARM processor.
Optionally, the determining, according to the split state of the PCI slot of the x16 bandwidth and the ARM processor, a GPIO state value of each PCI slot of each bandwidth for performing a warm reboot operation includes:
selecting a preset state value table according to the split state of the PCI slot with the bandwidth of x16 and the ARM processor;
and acquiring a GPIO state value of the PCI slot of each bandwidth, which is used for executing hot restart operation, in the preset state value table.
Optionally, the number of the GPIO signal interfaces is 4.
Optionally, after the delaying of the preset time, the method for restarting the PCI device again further includes:
and controlling each GPIO signal interface to output GPIO signals according to high state values.
Optionally, before the obtaining the GPIO state value used by the PCI slot of each bandwidth to perform the warm reboot operation, the warm reboot method for the PCI device further includes:
and when the ARM mainboard is powered on and started up, the GPIO signal interfaces are controlled to output GPIO signals according to high state values.
Optionally, the process of controlling each GPIO signal interface to output a GPIO signal according to the corresponding output state value includes:
and simultaneously or sequentially controlling the GPIO signal interfaces to output GPIO signals according to the corresponding output state values.
In order to solve the above technical problem, the present application further provides a PCI device warm restart system, which is applied to an ARM motherboard, and is provided with a PCI slot of an ARM processor and multiple bandwidths on the ARM motherboard, wherein multiple GPIO signal interfaces of the AMR processor are connected to a Reset signal interface of the PCI slot of a x16 bandwidth, and the PCI device warm restart system includes:
the acquisition module is used for acquiring GPIO state values of the PCI slots of each bandwidth, which are used for executing hot restart operation;
the determining module is used for determining the output state value of each GPIO signal interface according to the GPIO state value;
and the control module is used for controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value and delaying preset time so as to warm and restart the PCI equipment connected with the PCI slot position of each bandwidth.
In order to solve the above technical problem, the present application further provides a PCI device hot restart apparatus, including:
a memory for storing a computer program;
a processor configured to implement the steps of the PCI device warm reboot method as recited in any one of the above when the computer program is executed.
To solve the above technical problem, the present application further provides a computer-readable storage medium, where a computer program is stored, and the computer program, when executed by a processor, implements the steps of the PCI device warm restart method described in any one of the above.
The application provides a PCI equipment hot restart method, a GPIO signal interface of an ARM processor is physically connected with a Reset signal interface of a PCI slot position with a bandwidth of x16, the PCI slot position with the bandwidth of x16 can be split into PCI slot positions with other bandwidths, GPIO state values required by hot restart operation are executed through the PCI slot positions with various bandwidths, output state values of various GPIO signal interfaces are set, GPIO signals corresponding to the output state values are controlled to be output by the GPIO signal interfaces, preset time is delayed, and hot restart of PCI equipment with different bandwidths can be achieved. The application also provides a PCI equipment hot restart system, a device and a computer readable storage medium, which have the same beneficial effects as the PCI equipment hot restart method.
Drawings
In order to more clearly illustrate the embodiments of the present application, the drawings needed for the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and that other drawings can be obtained by those skilled in the art without inventive effort.
Fig. 1 is a schematic structural diagram of an ARM motherboard provided in the present application;
FIG. 2 is a flowchart illustrating steps of a method for rebooting a PCI device according to the present disclosure;
fig. 3 is a schematic structural diagram of a hot reboot system of a PCI device according to the present application.
Detailed Description
The core of the application is to provide a PCI device warm-restart method, a system, a device and a computer readable storage medium, wherein a GPIO signal interface of an ARM processor is physically connected with a Reset signal interface of a PCI slot with a bandwidth of x16, and the warm restart of the PCI devices with different bandwidths can be realized through GPIO signals output by the GPIO signal interfaces.
In order to make the objects, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some embodiments of the present application, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In order to facilitate understanding of the solution of the present application, an ARM server applied to the hot reboot method of the PCI device is described, where the ARM server includes an ARM motherboard, and a structure of the ARM motherboard is shown in fig. 1, where the ARM motherboard includes an ARM processor and PCI slots with multiple bandwidths, including a PCI slot with a bandwidth of x16, a PCI slot with a bandwidth of x8, and a PCI slot with a bandwidth of x4, the ARM processor includes multiple GPIO signal interfaces, only 4 GPIO signal interfaces are shown in FIG. 1, the PCI slot with the bandwidth of x16 comprises 16 Reset signal interfaces, the 16 Reset signal interfaces are divided into 4 groups, each group comprises 4 Reset signal interfaces, the 4 GPIO signal interfaces are respectively correspondingly connected with the 4 groups of Reset signal interfaces, as shown in fig. 1, a PCI slot with a bandwidth of x16 may be split into two groups of PCI slots with a bandwidth of x8, four groups of PCI slots with a bandwidth of x4, or 1 group of PCI slots with a bandwidth of x8 and two groups of PCI slots with a bandwidth of x 4.
Referring to fig. 2, fig. 2 is a flowchart illustrating steps of a hot reboot method for a PCI device according to the present application, where the hot reboot method for the PCI device includes:
s101: acquiring GPIO state values of the PCI slots of each bandwidth, which are used for executing hot restart operation;
specifically, when the PCI slots with different bandwidths execute the warm reboot operation, the required GPIO state values are different, and in order to implement the subsequent warm reboot of the PCI devices in each PCI slot, the GPIO state values required for the PCI slots with each bandwidth to execute the warm reboot operation are first acquired.
It can be understood that the GPIO state value corresponding to the PCI slot of each bandwidth is adaptively adjusted according to the ARM server to which the PCI slot of x16 bandwidth belongs and the split state thereof, so that before executing this step, the method further includes the operation of obtaining the ARM server and the split state to which the PCI slot of x16 bandwidth belongs, and then determines, according to the split state of the PCI slot of x16 bandwidth and the ARM processor to which the PCI slot belongs, that the PCI slot of each bandwidth is used to execute the GPIO state value of the warm restart operation in the current split state.
Specifically, the GPIO state values of the PCI slots of each bandwidth used for the hot reboot operation may be set in advance according to actual engineering requirements, and as an optional embodiment, a GPIO state value table required by the PCI slots of x16 bandwidth in different split states and the PCI slots of each bandwidth corresponding to the PCI slots of x16 bandwidth may be created in advance, so that in the subsequent actual application, a target GPIO state value table may be determined according to the ARM server to which the PCI slots of x16 bandwidth currently belong and the split state, and the GPIO state value corresponding to the PCI slot of each bandwidth in the current split state may be determined according to the target GPIO state value table.
S102: determining the output state value of each GPIO signal interface according to the GPIO state value;
s103: and controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value, and delaying preset time so as to warm restart the PCI equipment connected with each PCI slot with the bandwidth.
Specifically, the output state value of each GPIO signal interface may be determined according to the GPIO state value, and the output state value corresponding to each GPIO signal interface is controlled to output a GPIO signal to the Reset signal interface of the PCI slot with the corresponding bandwidth, so that the PCI device in the PCI slot with the triggered bandwidth performs a warm restart operation. It can be understood that, in this embodiment, each GPIO signal interface is controlled to output a GPIO signal according to the corresponding output state value and delay a preset time, so as to ensure that the PCI device can normally complete the warm restart operation, and the preset time may be determined according to the time required for a complete warm restart of the PCI device, and may be set to 100ms, for example.
For example, assuming that the GPIO state value required for the PCI slot of x16 bandwidth to perform a hot reboot operation is 0111, the output state values of GPIO1, GPIO2, GPIO3, and GPIO4 in fig. 1 are set to 0, 1, and 1, respectively.
Specifically, before executing this step, the method further includes an operation of determining whether there is a PCI device in a PCI slot of each bandwidth in the current splitting state, and if there is no PCI device in a PCI slot of a certain bandwidth, the output state values of the GPIO signal interfaces corresponding to the PCI slot of the bandwidth are not set, so that the PCI slot is kept in the default state.
As an alternative embodiment, the process of controlling each GPIO signal interface to output GPIO signals according to their respective output state values includes:
and simultaneously or sequentially controlling each GPIO signal interface to output GPIO signals according to the corresponding output state values.
Specifically, the output state values of the GPIO signal interfaces of the present embodiment may be set simultaneously or sequentially, and the pull-down setting may ensure signal synchronization, thereby avoiding loss of the PCI device due to hot restart.
In this embodiment, it can be seen that, the GPIO signal interface of the ARM processor is physically connected to the Reset signal interface of the PCI slot with the bandwidth x16, the PCI slot with the bandwidth x16 can be split into PCI slots with other bandwidths, a GPIO state value required for the hot restart operation is executed by the PCI slot with each bandwidth, an output state value of each GPIO signal interface is set, each GPIO signal interface is controlled to output a GPIO signal corresponding to the output state value, and the preset time is delayed, so that the hot restart of PCI devices with different bandwidths can be achieved.
On the basis of the above-described embodiment:
as an optional embodiment, after delaying the preset time, the method for the PCI device to warm-restart further includes:
and controlling each GPIO signal interface to output the GPIO signal according to the high state value.
Specifically, considering that the PCI slot with the x16 bandwidth may be split into PCI slots with multiple bandwidths, and the GPIO state values required for the hot reboot operation performed by the PCI slots with different bandwidths are different, when the PCI slot with the x16 bandwidth is split into the PCI slots with multiple different bandwidths, such as when the PCI slot is split into x8x4x4, the steps S102 to S103 need to be executed multiple times, so as to control the hot reboot of the PCI devices in the PCI slot with the x8 bandwidth and the hot reboot of the PCI devices in the PCI slot with the x4 bandwidth, respectively.
For example, the output state values of the 4 GPIO signal interfaces may be set according to the GPIO state value required for the hot restart of the PCI slot with the bandwidth of x8, so that the 4 GPIO interfaces output corresponding GPIO signals and delay the preset time, thereby completing the hot restart of the PCI device with the bandwidth of x 8. In order to meet the subsequent hot restart function of the PCI slot with the bandwidth of x4, after the preset time is delayed, each GPIO signal interface is controlled to output GPIO signals according to high state values, then the output state values of 4 GPIO signal interfaces are set according to the GPIO state values required by the hot restart of the PCI slot with the bandwidth of x4, the 4 GPIO interfaces are enabled to output corresponding GPIO signals and delay the preset time, and the hot restart of the PCI equipment with the bandwidth of x4 is completed.
It can be understood that, because GPIO state values required for the hot reboot of the PCI slots with different bandwidths are different, when the PCI device with the x4 bandwidth is rebooted, the normal operation of the PCI device with the x8 bandwidth is not affected, and similarly, when the PCI device with the x8 bandwidth is rebooted, the PCI device with the x4 bandwidth is not affected.
To sum up, in this application, BIOS confirms that the PCI slot is from which processor and whether the conditions such as split condition exist confirms the GPIO state value table that this PCI slot used through confirming that different bandwidth PCI slots come from before PCI enumeration, BIOS code draws down and delays for 100ms through simultaneously 4 GPIO signals according to the state value table in order to realize the hot restart function of different bandwidth PCI slot equipment, the function that PCI equipment still can normally be used after the hot restart of ARM server has been guaranteed, effective assurance has been started to ARM server deployment in batches and application, accord with ARM server technology future development trend.
Referring to fig. 3, fig. 3 is a schematic structural diagram of a hot restart system of a PCI device, which is applied to an ARM motherboard, where the ARM motherboard is provided with an ARM processor and PCI slots with multiple bandwidths, and multiple GPIO signal interfaces of the AMR processor are connected to Reset signal interfaces of the PCI slots with a bandwidth of x16, and the hot restart system of the PCI device includes:
the system comprises an acquisition module 1, a hot restart module and a hot restart module, wherein the acquisition module is used for acquiring GPIO state values of PCI slots of various bandwidths for executing hot restart operation;
the determining module 2 is used for determining the output state value of each GPIO signal interface according to the GPIO state value;
and the control module 3 is used for controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value, and delaying preset time so as to warm restart the PCI equipment connected with each broadband PCI slot position.
In this embodiment, it can be seen that, the GPIO signal interface of the ARM processor is physically connected to the Reset signal interface of the PCI slot with the bandwidth x16, the PCI slot with the bandwidth x16 can be split into PCI slots with other bandwidths, a GPIO state value required for the hot restart operation is executed by the PCI slot with each bandwidth, an output state value of each GPIO signal interface is set, each GPIO signal interface is controlled to output a GPIO signal corresponding to the output state value, and the preset time is delayed, so that the hot restart of PCI devices with different bandwidths can be achieved.
As an optional embodiment, the obtaining module 1 is specifically configured to:
and determining a GPIO state value used for executing the hot restart operation by the PCI slot of each bandwidth according to the split state of the PCI slot of the x16 bandwidth and the ARM processor.
As an alternative embodiment, the process of determining, according to the split state of the PCI slot of the x16 bandwidth and the affiliated ARM processor, the GPIO state value used by the PCI slot of each bandwidth to perform the warm reboot operation includes:
selecting a preset state value table according to the split state of the PCI slot with the bandwidth of x16 and the ARM processor;
and acquiring a GPIO state value of the PCI slot of each bandwidth for executing the hot restart operation in a preset state value table.
As an alternative embodiment, the number of GPIO signal interfaces is 4.
As an alternative embodiment, the control module 3 is further configured to control each GPIO signal interface to output a GPIO signal according to a high state value after delaying for a preset time.
As an optional embodiment, the control module 3 is further configured to control each GPIO signal interface to output a GPIO signal according to a high state value when the ARM motherboard is powered on and powered on.
As an alternative embodiment, the process of controlling each GPIO signal interface to output GPIO signals according to their respective output state values includes:
and simultaneously or sequentially controlling each GPIO signal interface to output GPIO signals according to the corresponding output state values.
On the other hand, the present application further provides a hot restart apparatus for PCI devices, including:
a memory for storing a computer program;
a processor configured to implement the steps of the PCI device warm reboot method as described in any one of the above embodiments when executing the computer program.
Specifically, the memory includes a nonvolatile storage medium and an internal memory. The non-volatile storage medium stores an operating system and computer-readable instructions, and the internal memory provides an environment for the operating system and the computer-readable instructions in the non-volatile storage medium to run. The processor, when executing the computer program stored in the memory, may perform the following steps: acquiring GPIO state values of PCI slot positions of various bandwidths for executing hot restart operation; determining the output state value of each GPIO signal interface according to the GPIO state value; and controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value, and delaying preset time so as to warm restart the PCI equipment connected with each PCI slot with the bandwidth.
In this embodiment, it can be seen that, the GPIO signal interface of the ARM processor is physically connected to the Reset signal interface of the PCI slot with the bandwidth x16, the PCI slot with the bandwidth x16 can be split into PCI slots with other bandwidths, a GPIO state value required for the hot restart operation is executed by the PCI slot with each bandwidth, an output state value of each GPIO signal interface is set, each GPIO signal interface is controlled to output a GPIO signal corresponding to the output state value, and the preset time is delayed, so that the hot restart of PCI devices with different bandwidths can be achieved.
As an alternative embodiment, the processor, when executing the computer subroutine stored in the memory, may perform the following steps: and determining a GPIO state value used for executing hot restart operation by the PCI slot position of each bandwidth according to the split state of the PCI slot position of the x16 bandwidth and the ARM processor.
As an alternative embodiment, the processor, when executing the computer subroutine stored in the memory, may perform the following steps: selecting a preset state value table according to the split state of the PCI slot with the bandwidth of x16 and the ARM processor; and acquiring a GPIO state value of the PCI slot of each bandwidth for executing the hot restart operation in a preset state value table.
As an alternative embodiment, the processor, when executing the computer subroutine stored in the memory, may perform the following steps: and after delaying the preset time, controlling each GPIO signal interface to output the GPIO signal according to the high state value.
As an alternative embodiment, the processor, when executing the computer subroutine stored in the memory, may perform the following steps: when the ARM mainboard is powered on and started up, each GPIO signal interface is controlled to output GPIO signals according to the high state value.
As an alternative embodiment, the processor, when executing the computer subroutine stored in the memory, may perform the following steps: and simultaneously or sequentially controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value.
In another aspect, the present application further provides a computer-readable storage medium, on which a computer program is stored, where the computer program, when executed by a processor, implements the steps of the PCI device warm restart method as described in any one of the above embodiments.
The present application also provides a computer-readable storage medium, which may include: various media capable of storing program codes, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk. The storage medium having stored thereon a computer program which, when executed by a processor, performs the steps of: acquiring GPIO state values of the PCI slots of each bandwidth, which are used for executing hot restart operation; determining the output state value of each GPIO signal interface according to the GPIO state value; and controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value, and delaying preset time so as to warm restart the PCI equipment connected with each PCI slot with the bandwidth.
In this embodiment, it can be seen that, the GPIO signal interface of the ARM processor is physically connected to the Reset signal interface of the PCI slot with the bandwidth x16, the PCI slot with the bandwidth x16 can be split into PCI slots with other bandwidths, a GPIO state value required for the hot restart operation is executed by the PCI slot with each bandwidth, an output state value of each GPIO signal interface is set, each GPIO signal interface is controlled to output a GPIO signal corresponding to the output state value, and the preset time is delayed, so that the hot restart of PCI devices with different bandwidths can be achieved.
As an alternative embodiment, when executed by a processor, a computer subroutine stored in a computer readable storage medium may specifically implement the following steps: and determining a GPIO state value used for executing the hot restart operation by the PCI slot of each bandwidth according to the split state of the PCI slot of the x16 bandwidth and the ARM processor.
As an alternative embodiment, when executed by a processor, a computer subroutine stored in a computer readable storage medium may specifically implement the following steps: selecting a preset state value table according to the split state of the PCI slot with the bandwidth of x16 and the ARM processor; and acquiring the GPIO state value of the PCI slot position of each bandwidth for executing the hot restart operation in a preset state value table.
As an alternative embodiment, when executed by a processor, a computer subroutine stored in a computer readable storage medium may specifically implement the following steps: and after delaying the preset time, controlling each GPIO signal interface to output the GPIO signal according to the high state value.
As an alternative embodiment, when executed by a processor, a computer subroutine stored in a computer readable storage medium may specifically implement the following steps: when the ARM mainboard is powered on and started up, each GPIO signal interface is controlled to output GPIO signals according to the high state value.
As an alternative embodiment, when executed by a processor, a computer subroutine stored in a computer readable storage medium may specifically implement the following steps: and simultaneously or sequentially controlling each GPIO signal interface to output GPIO signals according to the corresponding output state values.
It is further noted that, in the present specification, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present application. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the application. Thus, the present application is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (10)
1. A hot restart method of PCI equipment is characterized in that the hot restart method is applied to an ARM mainboard, an ARM processor and PCI slots with various bandwidths are arranged on the ARM mainboard, a plurality of GPIO signal interfaces of the AMR processor are connected with Reset signal interfaces of the PCI slots with x16 bandwidth, and the hot restart method of the PCI equipment comprises the following steps:
acquiring GPIO state values of the PCI slots of each bandwidth, wherein the PCI slots are used for executing hot restart operation;
determining an output state value of each GPIO signal interface according to the GPIO state value;
and controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value, and delaying preset time so as to warm restart the PCI equipment connected with the PCI slot position of each bandwidth.
2. The PCI device warm-boot method of claim 1, wherein the obtaining the GPIO state values for the PCI slots of each bandwidth to perform a warm-boot operation comprises:
and determining a GPIO state value used for executing hot restart operation by the PCI slot of each bandwidth according to the split state of the PCI slot of the x16 bandwidth and the ARM processor.
3. The PCI device warm reboot method of claim 2, wherein the determining, by the ARM processor and the split state of the PCI slot for the x16 bandwidth, that the PCI slot for each bandwidth is used to execute a GPIO state value for a warm reboot operation comprises:
selecting a preset state value table according to the split state of the PCI slot with the bandwidth of x16 and the ARM processor;
and acquiring a GPIO state value of the PCI slot of each bandwidth, which is used for executing hot restart operation, in the preset state value table.
4. The PCI device warm-restart method of claim 1, wherein the number of the GPIO signal interfaces is 4.
5. The PCI device warm restart method of claim 1, wherein after the delaying of the preset time, the PCI device warm restart method further comprises:
and controlling each GPIO signal interface to output GPIO signals according to high state values.
6. The PCI device warm-restart method of claim 1, wherein before the obtaining the GPIO state value for the warm-restart operation for the PCI slot for each bandwidth, the PCI device warm-restart method further comprises:
and when the ARM mainboard is powered on and started up, the GPIO signal interfaces are controlled to output GPIO signals according to high state values.
7. The PCI device warm-restart method of any of claims 1 to 6, wherein the controlling each GPIO signal interface to output a GPIO signal according to the corresponding output state value comprises:
and simultaneously or sequentially controlling the GPIO signal interfaces to output GPIO signals according to the corresponding output state values.
8. The utility model provides a PCI equipment is warm to restart system which characterized in that is applied to the ARM mainboard, is equipped with the PCI slot position of ARM treater and multiple bandwidth on the ARM mainboard, a plurality of GPIO signal interfaces of AMR treater and x16 bandwidth the Reset signal interface connection of PCI slot position, this PCI equipment is warm to restart system includes:
the acquisition module is used for acquiring GPIO state values of the PCI slots of each bandwidth, which are used for executing hot restart operation;
the determining module is used for determining the output state value of each GPIO signal interface according to the GPIO state value;
and the control module is used for controlling each GPIO signal interface to output GPIO signals according to the corresponding output state value and delaying preset time so as to warm and restart the PCI equipment connected with the PCI slot position of each bandwidth.
9. A PCI device hot restart apparatus, comprising:
a memory for storing a computer program;
a processor for implementing the steps of the PCI device warm restart method according to any of claims 1 to 7 when executing the computer program.
10. A computer-readable storage medium, having stored thereon a computer program which, when executed by a processor, performs the steps of the PCI device warm restart method according to any of claims 1-7.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210094413.5A CN114461451A (en) | 2022-01-26 | 2022-01-26 | PCI equipment hot restart method, system and related components |
PCT/CN2022/102088 WO2023142367A1 (en) | 2022-01-26 | 2022-06-28 | Hot-restart method and system for pci device, and related assembly |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210094413.5A CN114461451A (en) | 2022-01-26 | 2022-01-26 | PCI equipment hot restart method, system and related components |
Publications (1)
Publication Number | Publication Date |
---|---|
CN114461451A true CN114461451A (en) | 2022-05-10 |
Family
ID=81411571
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210094413.5A Pending CN114461451A (en) | 2022-01-26 | 2022-01-26 | PCI equipment hot restart method, system and related components |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN114461451A (en) |
WO (1) | WO2023142367A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023142367A1 (en) * | 2022-01-26 | 2023-08-03 | 苏州浪潮智能科技有限公司 | Hot-restart method and system for pci device, and related assembly |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8180620B2 (en) * | 2004-01-27 | 2012-05-15 | Arm Limited | Apparatus and method for performing hardware and software co-verification testing |
CN111984573A (en) * | 2020-08-14 | 2020-11-24 | 苏州浪潮智能科技有限公司 | Resetting method of PCIE Switch expansion chip of controller |
CN113177063B (en) * | 2021-04-29 | 2023-04-07 | 山东英信计算机技术有限公司 | Thermal reset method and related device of PCI bus equipment |
CN113138650A (en) * | 2021-04-29 | 2021-07-20 | 山东英信计算机技术有限公司 | CPLD PCI equipment hot reset circuit, method, system and readable storage medium |
CN114461451A (en) * | 2022-01-26 | 2022-05-10 | 苏州浪潮智能科技有限公司 | PCI equipment hot restart method, system and related components |
-
2022
- 2022-01-26 CN CN202210094413.5A patent/CN114461451A/en active Pending
- 2022-06-28 WO PCT/CN2022/102088 patent/WO2023142367A1/en unknown
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023142367A1 (en) * | 2022-01-26 | 2023-08-03 | 苏州浪潮智能科技有限公司 | Hot-restart method and system for pci device, and related assembly |
Also Published As
Publication number | Publication date |
---|---|
WO2023142367A1 (en) | 2023-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6272991B2 (en) | Selective power management for pre-boot firmware updates | |
JP5119686B2 (en) | Information processing apparatus and setting method | |
US9395919B1 (en) | Memory configuration operations for a computing device | |
WO2007083179A2 (en) | A method for booting a host device from an mmc/sd device, a host device bootable from an mmc/sd device and an mmc/sd device method a host device may be booted from | |
US20160246612A1 (en) | Network bios management | |
TWI677214B (en) | Docking device, electrical device, and mac address cloning method | |
US9880858B2 (en) | Systems and methods for reducing BIOS reboots | |
CN110968352B (en) | Reset system and server system of PCIE equipment | |
US10055160B2 (en) | Systems and methods for BIOS emulation of PCIe device | |
TWI439869B (en) | Method for adjusting link speed and computer system | |
CN114461451A (en) | PCI equipment hot restart method, system and related components | |
CN114185603B (en) | Control method of intelligent accelerator card, server and intelligent accelerator card | |
CN107807789A (en) | Configure RAID method, apparatus and server | |
CN116627472A (en) | Firmware program upgrading method and server of high-speed peripheral component equipment | |
CN116450224A (en) | Data recovery method, device and system based on clearing CMOS | |
US10437768B2 (en) | Method and host node for configuring a remote node and a host node | |
WO2023155363A1 (en) | Server dynamic hot backup method, apparatus and device, and storage medium | |
CN109669905A (en) | A kind of hot removing method, system and the relevant apparatus of PCIE device | |
CN113010236B (en) | Program execution method, device, equipment and storage medium | |
CN114020681A (en) | Method, device and system for distributing logical drive letter, electronic equipment and storage medium | |
CN114138314A (en) | CPU microcode upgrading method, system and related assembly | |
CN113703850A (en) | BIOS program starting method, system and related components | |
JP2021018731A (en) | Computer device and rebooting method | |
US10956076B2 (en) | Integrated circuit capable of switching between non-volatile memory-based and volatile memory-based processor execution | |
CN117112308B (en) | Dual basic input/output system switching method and system of intelligent network card, terminal, medium and network card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |