CN114325355A - Chip testing system and method - Google Patents
Chip testing system and method Download PDFInfo
- Publication number
- CN114325355A CN114325355A CN202111679126.2A CN202111679126A CN114325355A CN 114325355 A CN114325355 A CN 114325355A CN 202111679126 A CN202111679126 A CN 202111679126A CN 114325355 A CN114325355 A CN 114325355A
- Authority
- CN
- China
- Prior art keywords
- video image
- chip
- actual
- cyclic redundancy
- redundancy check
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 78
- 238000000034 method Methods 0.000 title claims abstract description 28
- 125000004122 cyclic group Chemical group 0.000 claims abstract description 58
- 238000006243 chemical reaction Methods 0.000 claims abstract description 50
- 238000004458 analytical method Methods 0.000 claims abstract description 17
- 238000004364 calculation method Methods 0.000 abstract description 6
- 238000001514 detection method Methods 0.000 abstract description 6
- 238000004519 manufacturing process Methods 0.000 description 8
- 230000008901 benefit Effects 0.000 description 7
- 230000006870 function Effects 0.000 description 6
- 238000010998 test method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 230000008439 repair process Effects 0.000 description 2
- 230000011664 signaling Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Landscapes
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
- Mobile Radio Communication Systems (AREA)
Abstract
The application provides a chip testing system and a method, comprising the following steps: the receiving conversion chip is connected with the processor and used for connecting the chip to be tested when the chip to be tested is tested, the receiving conversion chip comprises an analysis module and a check module which are connected with each other, the analysis module is used for analyzing video image data according to video image signals and extracting actual video image parameters of the chip to be tested, the check module is used for calculating actual cyclic redundancy check values of the chip to be tested according to the video image data, and the processor is used for comparing the actual video image parameters with the actual cyclic redundancy check values and comparing the predefined video image parameters with the predefined cyclic redundancy check values to obtain test results. The test result of the chip is accurately obtained, and meanwhile, the signal conversion chip is not needed, so that the test cost and the test time are saved. According to the method and the device, the FPGA is not needed, the time of the previous operation is reduced, the calculation speed is high, and the error detection capability is strong.
Description
Technical Field
The present disclosure relates to the field of chip testing, and more particularly, to a system and method for testing a chip.
Background
MIPI alliance, i.e. Mobile Industry Processor Interface (MIPI) alliance. MIPI is an open standard and a specification established by the MIPI alliance for mobile application processors.
Different working groups exist below the MIPI alliance, and a series of standards for internal interfaces of mobile phones, such as a Serial Camera Interface (CSI), a Serial Display Interface (DSI), and a radio frequency Interface, are defined respectively. The advantage of unifying the interface standard is that cell-phone manufacturer can be from the nimble different chips and the module of selecting on the market as required, and is more convenient when changing design and function.
The CSI defines a high-speed serial interface between the processor and the display module, and the interface specifications include TX (transmitter) and RX (receiver). At present, a plurality of SOC (System On Chip) manufacturers add CSI TX (channel state information) as a camera interface On a home embedded processor, so that the testing of a CSI TX interface Chip before leaving a factory is necessary, a bad Chip is intercepted in an early stage, the bad Chip is prevented from flowing into a client, the public praise of the home Chip can be improved by one step, the repair cost of the client is saved, and the volume production period of a finished product is shortened.
The current testing method mainly converts the MIPI CSI TX signal into an LVDS (Low-Voltage Differential Signaling) video signal through a conversion chip, and tests whether an interface is correct by using an FPGA (Field Programmable Gate Array). According to the test method, a signal conversion chip is added, the test cost and the test time are increased by the conversion chip, the hardware debugging difficulty and the debugging time are increased, the test is performed by means of the FPGA, the price of the FPGA chip is high, the related test can be completed only by learning related programming knowledge and knowing the FPGA, and compared with the existing test method, the test method is slow in operation, large in debugging difficulty, high in cost, long in test time and long in chip volume production period.
Disclosure of Invention
In view of this, an object of the present application is to provide a chip testing system and method, which can save testing cost and testing time, reduce testing difficulty, and improve user experience.
In order to achieve the purpose, the technical scheme is as follows:
in a first aspect, an embodiment of the present application provides a chip testing system, including: receiving a conversion chip and a processor;
the receiving conversion chip is connected with the processor; the receiving conversion chip is a serial camera interface signal receiving end interface chip of a mobile product processor interface standard;
the receiving conversion chip is used for connecting the chip to be tested when the chip to be tested is tested; the chip to be tested is a serial camera interface signal sending terminal interface chip of a mobile product processor interface standard;
the receiving conversion chip comprises an analysis module and a check module which are connected with each other;
the analysis module is used for analyzing to obtain video image data according to a video image signal of a serial camera interface signal sending end of a mobile product processor interface standard, extracting an actual video image parameter of the chip to be detected and transmitting the actual video image parameter to the processor;
the check module is used for calculating an actual cyclic redundancy check value of the chip to be detected according to the video image data;
the processor is used for acquiring the predefined video image parameter and the predefined cyclic redundancy check value of the chip to be tested, and comparing the actual video image parameter and the actual cyclic redundancy check value with the predefined video image parameter and the predefined cyclic redundancy check value to obtain a test result.
In a possible implementation manner, the receiving and converting chip further includes:
and the delay module is connected with the analysis module and is used for adjusting the clock phase of the video image signal so as to enable the video image signal to be matched with the clock phase.
In a possible implementation manner, the receiving and converting chip further includes:
and the initialization module is used for initializing the port physical layer, the clock and the digital module of the receiving conversion chip.
In a possible implementation manner, the receiving and converting chip further includes:
and the test information printing module is used for printing and outputting the actual video image parameters and the actual cyclic redundancy check values.
In one possible implementation, the video image parameters include:
video image timing.
In a second aspect, an embodiment of the present application provides a chip testing method, including:
analyzing to obtain video image data according to a video image signal of a serial camera interface signal sending end of a mobile product processor interface standard, and extracting an actual video image parameter of a chip to be detected;
calculating to obtain an actual cyclic redundancy check value of the chip to be tested according to the video image data;
and sending the actual video image parameters and the actual cyclic redundancy check values to a processor so that the processor compares the actual video image parameters and the actual cyclic redundancy check values with the predefined video image parameters and the predefined cyclic redundancy check values to obtain a test result.
In one possible implementation, the method further includes:
and adjusting the clock phase relation of the video image signals to enable the video image signals to be matched with the clock phase.
In one possible implementation, the method further includes:
and initializing a port physical layer, a clock and a digital module of the receiving conversion chip according to the video image signal.
In one possible implementation, the method further includes:
and printing and outputting the actual video image parameters and the actual cyclic redundancy check values.
In one possible implementation, the video image parameters include:
video image timing.
The embodiment of the application provides a chip testing system and a chip testing method, which comprise the following steps: the receiving conversion chip is a serial camera interface signal receiving end interface chip of a mobile product processor interface standard, the receiving conversion chip is used for connecting the chip to be tested when the chip to be tested is tested, the chip to be tested is a serial camera interface signal transmitting end interface chip of the mobile product processor interface standard, the receiving conversion chip comprises an analysis module and a check module which are connected with each other, the analysis module is used for analyzing and obtaining video image data according to a video image signal of a serial camera interface signal transmitting end of the mobile product processor interface standard, extracting actual video image parameters of the chip to be tested and transmitting the actual video image parameters to the processor, the check module is used for calculating and obtaining an actual cyclic redundancy check value of the chip to be tested according to the video image data, the processor is used for obtaining the predefined video image parameters and the predefined cyclic redundancy check values of the chip to be tested, and comparing the actual video image parameters and the actual cyclic redundancy check values with the predefined video image parameters and the predefined cyclic redundancy check values to obtain a test result. The chip testing method has the advantages that the chip testing result is accurately obtained, meanwhile, the chip does not need to be converted, the testing cost and the testing time are saved, the chip mass production period is shortened, and the chip can be supplied for customers more strongly. In addition, the method and the device do not need to use an FPGA (field programmable gate array), so that the time of starting is reduced, the cost is saved, the cyclic redundancy check function is utilized, the calculation speed is high, and the error detection capability is strong.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic diagram illustrating a chip testing system according to an embodiment of the present application;
FIG. 2 is a schematic diagram of another chip testing system provided in an embodiment of the present application;
fig. 3 shows a flowchart of a chip testing method according to an embodiment of the present application.
Detailed Description
In order to make the aforementioned objects, features and advantages of the present application more comprehensible, embodiments accompanying the present application are described in detail below with reference to the accompanying drawings.
In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present application, but the present application may be practiced in other ways than those described herein, and it will be apparent to those of ordinary skill in the art that the present application is not limited by the specific embodiments disclosed below.
As described in the background, the MIPI alliance is a Mobile Industry Processor Interface (MIPI) alliance. MIPI is an open standard and a specification established by the MIPI alliance for mobile application processors.
Different working groups exist below the MIPI alliance, and a series of standards for internal interfaces of mobile phones, such as a Serial Camera Interface (CSI), a Serial Display Interface (DSI), and a radio frequency Interface, are defined respectively. The advantage of unifying the interface standard is that cell-phone manufacturer can be from the nimble different chips and the module of selecting on the market as required, and is more convenient when changing design and function.
The CSI defines a high-speed serial interface between the processor and the display module, and the interface specifications include TX (transmitter) and RX (receiver). At present, a plurality of SOC (System On Chip) manufacturers add CSI TX (channel state information) as a camera interface On a home embedded processor, so that the testing of a CSI TX interface Chip before leaving a factory is necessary, a bad Chip is intercepted in an early stage, the bad Chip is prevented from flowing into a client, the public praise of the home Chip can be improved by one step, the repair cost of the client is saved, and the volume production period of a finished product is shortened.
The current testing method mainly converts the MIPI CSI TX signal into an LVDS (Low-Voltage Differential Signaling) video signal through a conversion chip, and tests whether an interface is correct by using an FPGA (Field Programmable Gate Array). According to the test method, a signal conversion chip is added, the test cost and the test time are increased by the conversion chip, the hardware debugging difficulty and the debugging time are increased, the test is performed by means of the FPGA, the price of the FPGA chip is high, the related test can be completed only by learning related programming knowledge and knowing the FPGA, and compared with the existing test method, the test method is slow in operation, large in debugging difficulty, high in cost, long in test time and long in chip volume production period.
In order to solve the above technical problem, an embodiment of the present application provides a chip testing system and method, including: the receiving conversion chip is a serial camera interface signal receiving end interface chip of a mobile product processor interface standard, the receiving conversion chip is used for connecting the chip to be tested when the chip to be tested is tested, the chip to be tested is a serial camera interface signal transmitting end interface chip of the mobile product processor interface standard, the receiving conversion chip comprises an analysis module and a check module which are connected with each other, the analysis module is used for analyzing and obtaining video image data according to a video image signal of a serial camera interface signal transmitting end of the mobile product processor interface standard, extracting actual video image parameters of the chip to be tested and transmitting the actual video image parameters to the processor, the check module is used for calculating and obtaining an actual cyclic redundancy check value of the chip to be tested according to the video image data, the processor is used for obtaining the predefined video image parameters and the predefined cyclic redundancy check values of the chip to be tested, and comparing the actual video image parameters and the actual cyclic redundancy check values with the predefined video image parameters and the predefined cyclic redundancy check values to obtain a test result. The chip testing method has the advantages that the chip testing result is accurately obtained, meanwhile, the chip does not need to be converted, the testing cost and the testing time are saved, the chip mass production period is shortened, and the chip can be supplied for customers more strongly. In addition, the method and the device do not need to use an FPGA (field programmable gate array), so that the time of starting is reduced, the cost is saved, the cyclic redundancy check function is utilized, the calculation speed is high, and the error detection capability is strong.
For a better understanding of the technical solutions and effects of the present application, specific embodiments will be described in detail below with reference to the accompanying drawings.
Exemplary System
Referring to fig. 1, a schematic diagram of a chip testing system provided in an embodiment of the present application is shown, including: receiving a conversion chip 1 and a processor 2.
The receiving conversion chip 1 is connected with the processor 2, and the receiving conversion chip 1 is a serial camera interface signal receiving end (MIPI CSI RX) interface chip of a mobile product processor interface standard.
The receiving conversion chip 1 is used for connecting the chip 3 to be tested when testing the chip 3 to be tested, and the chip 3 to be tested is a serial camera interface signal transmitting end (MIPI CSI TX) interface chip of a mobile product processor interface standard.
The receiving conversion chip 1 includes a parsing module 11 and a verification module 12 connected to each other.
The analysis module 11 is configured to analyze the video image signal at the serial camera interface signal sending end according to the mobile product processor interface standard to obtain video image data, extract an actual video image parameter of the chip 3 to be detected, and transmit the actual video image parameter to the processor 2.
The check module 12 is configured to calculate an actual cyclic redundancy check value of the chip 3 to be detected according to the video image data.
The processor 2 is used for acquiring the predefined video image parameter and the predefined cyclic redundancy check value of the chip 3 to be tested, and comparing the actual video image parameter and the actual cyclic redundancy check value with the predefined video image parameter and the predefined cyclic redundancy check value to obtain a test result.
In this embodiment of the application, the chip 3 to be tested may include an enhanced extended chip (MIPI Repeater) for MIPI CSI/DSI signals, an LVDS to MIPI (low voltage differential Interface), an HDMI (High Definition Multimedia Interface) to MIPI (MIPI Interface), and other video signal conversion chips capable of converting input signals into MIPI signals.
Specifically, the predefined video image parameters and the predefined cyclic redundancy check values of the chip 3 to be tested may be stored in the receiving conversion chip 1 in advance.
In this embodiment, specifically, the parsing module 11 may parse the video image signal at the serial camera interface signal sending end of the interface standard of the mobile product processor, parse the signal data long packet, short packet and format long packet, convert the signal of the data channel into an 8-bit data stream, and obtain the video image data through parsing.
And then integrating the data streams on the data lines with the initial number sequence, extracting the data packets of the long frame and the short frame from the integrated data streams, and obtaining video image related parameters from the data packets of the long frame and the short frame, namely extracting the actual video image parameters of the chip to be detected. Specifically, the actual video image parameter of the chip to be tested may include a timing sequence of the video image.
The check module 12 can calculate an actual Cyclic Redundancy Check (CRC) value according to the video image data by using an algorithm, and the CRC value is fast in check calculation and strong in error detection capability, so that the correctness and integrity of chip signal transmission can be visually judged through the CRC value.
Specifically, the processor 2 provided in the embodiment of the present application may be a microprocessor, and may be connected to the receiving and converting chip 1 through an I2C bus via an I2C (Inter-Integrated Circuit) interface, so as to obtain a predefined video image parameter and a predefined cyclic redundancy check value, and compare the actual video image parameter and the actual cyclic redundancy check value with the predefined video image parameter and the predefined cyclic redundancy check value to obtain a test result, where if the comparison result is inconsistent, the test is not passed, and if the comparison result is consistent, the test is passed.
In one possible implementation, referring to fig. 2, the receiving conversion chip 1 further includes:
a delay module 13 connected to the parsing module 11 for adjusting the clock phase of the video image signal so that the video image signal matches the clock phase.
In the embodiment of the present application, the delay module 13 adjusts the clock phase of the video image signal, so as to ensure that the signal can be matched with the optimal phase relationship and correctly sampled by the clock, and the circuit traces of different chips 3 to be tested can cause phase differences, which can be adjusted by the delay module 13.
In one possible implementation, referring to fig. 2, the receiving conversion chip 1 may further include:
and the initialization module 14 is configured to initialize the port physical layer, the clock and the digital module of the receiving conversion chip 1, so as to facilitate subsequent testing.
Specifically, in this embodiment of the present application, during testing, after the system is normally powered on, the receiving and converting chip 1 may receive a video image signal, i.e., an MIPI CSI TX signal, sent by the chip 3 to be tested at the serial camera interface signal sending end of the interface standard of the mobile product processor, and initialize the port physical layer, the clock and the digital module of the receiving and converting chip 3.
In a possible implementation manner, the receiving conversion chip 1 may further include:
and the test information printing module 15 is used for printing and outputting the actual video image parameters and the actual cyclic redundancy check values so as to be convenient for comparison and storage and convenient for auditing and overhauling of subsequent workers.
An embodiment of the present application provides a chip testing system, including: the receiving conversion chip is a serial camera interface signal receiving end interface chip of a mobile product processor interface standard, the receiving conversion chip is used for connecting the chip to be tested when the chip to be tested is tested, the chip to be tested is a serial camera interface signal transmitting end interface chip of the mobile product processor interface standard, the receiving conversion chip comprises an analysis module and a check module which are connected with each other, the analysis module is used for analyzing and obtaining video image data according to a video image signal of a serial camera interface signal transmitting end of the mobile product processor interface standard, extracting actual video image parameters of the chip to be tested and transmitting the actual video image parameters to the processor, the check module is used for calculating and obtaining an actual cyclic redundancy check value of the chip to be tested according to the video image data, the processor is used for obtaining the predefined video image parameters and the predefined cyclic redundancy check values of the chip to be tested, and comparing the actual video image parameters and the actual cyclic redundancy check values with the predefined video image parameters and the predefined cyclic redundancy check values to obtain a test result. The chip testing method has the advantages that the chip testing result is accurately obtained, meanwhile, the chip does not need to be converted, the testing cost and the testing time are saved, the chip mass production period is shortened, and the chip can be supplied for customers more strongly. In addition, the method and the device do not need to use an FPGA (field programmable gate array), so that the time of starting is reduced, the cost is saved, the cyclic redundancy check function is utilized, the calculation speed is high, and the error detection capability is strong.
Exemplary method
Referring to fig. 3, a flowchart of a chip testing method provided in an embodiment of the present application includes:
s301: analyzing to obtain video image data according to a video image signal of a serial camera interface signal sending end of a mobile product processor interface standard, and extracting an actual video image parameter of a chip to be detected;
s302: calculating to obtain an actual cyclic redundancy check value of the chip to be tested according to the video image data;
s303: and transmitting the actual video image parameters and the actual cyclic redundancy check values to a processor so that the processor compares the actual video image parameters and the actual cyclic redundancy check values with the predefined video image parameters and the predefined cyclic redundancy check values to obtain a test result.
In one possible implementation, the method further includes:
adjusting a clock phase of the video image signal to match the video image signal to the clock phase.
In one possible implementation, the method further includes:
and initializing a port physical layer, a clock and a digital module of the receiving conversion chip.
In one possible implementation, the method further includes:
and printing and outputting the actual video image parameters and the actual cyclic redundancy check values.
In one possible implementation, the video image parameters include:
video image timing.
The embodiment of the application provides a chip testing method, and a system applying the method comprises the following steps: the receiving conversion chip is a serial camera interface signal receiving end interface chip of a mobile product processor interface standard, the receiving conversion chip is used for connecting the chip to be tested when the chip to be tested is tested, the chip to be tested is a serial camera interface signal transmitting end interface chip of the mobile product processor interface standard, the receiving conversion chip comprises an analysis module and a check module which are connected with each other, the analysis module is used for analyzing and obtaining video image data according to a video image signal of a serial camera interface signal transmitting end of the mobile product processor interface standard, extracting actual video image parameters of the chip to be tested and transmitting the actual video image parameters to the processor, the check module is used for calculating and obtaining an actual cyclic redundancy check value of the chip to be tested according to the video image data, the processor is used for obtaining the predefined video image parameters and the predefined cyclic redundancy check values of the chip to be tested, and comparing the actual video image parameters and the actual cyclic redundancy check values with the predefined video image parameters and the predefined cyclic redundancy check values to obtain a test result. The chip testing method has the advantages that the chip testing result is accurately obtained, meanwhile, the chip does not need to be converted, the testing cost and the testing time are saved, the chip mass production period is shortened, and the chip can be supplied for customers more strongly. In addition, the method and the device do not need to use an FPGA (field programmable gate array), so that the time of starting is reduced, the cost is saved, the cyclic redundancy check function is utilized, the calculation speed is high, and the error detection capability is strong.
The embodiments in the present specification are described in a progressive manner, and the same and similar parts among the embodiments are referred to each other, and each embodiment focuses on the differences from the other embodiments. In particular, the method embodiments are substantially similar to the system embodiments, so that the description is simple, and reference may be made to some descriptions of the method embodiments for relevant points.
The foregoing is merely a preferred embodiment of the present application and, although the present application discloses the foregoing preferred embodiments, the present application is not limited thereto. Those skilled in the art can now make numerous possible variations and modifications to the disclosed embodiments, or modify equivalent embodiments, using the methods and techniques disclosed above, without departing from the scope of the claimed embodiments. Therefore, any simple modification, equivalent change and modification made to the above embodiments according to the technical essence of the present application still fall within the protection scope of the technical solution of the present application without departing from the content of the technical solution of the present application.
Claims (10)
1. A chip test system, comprising: receiving a conversion chip and a processor;
the receiving conversion chip is connected with the processor; the receiving conversion chip is a serial camera interface signal receiving end interface chip of a mobile product processor interface standard;
the receiving conversion chip is used for connecting the chip to be tested when the chip to be tested is tested; the chip to be tested is a serial camera interface signal sending terminal interface chip of a mobile product processor interface standard;
the receiving conversion chip comprises an analysis module and a check module which are connected with each other;
the analysis module is used for analyzing to obtain video image data according to a video image signal of a serial camera interface signal sending end of a mobile product processor interface standard, extracting an actual video image parameter of the chip to be detected and transmitting the actual video image parameter to the processor;
the check module is used for calculating an actual cyclic redundancy check value of the chip to be detected according to the video image data;
the processor is used for acquiring the predefined video image parameter and the predefined cyclic redundancy check value of the chip to be tested, and comparing the actual video image parameter and the actual cyclic redundancy check value with the predefined video image parameter and the predefined cyclic redundancy check value to obtain a test result.
2. The system of claim 1, wherein the receive conversion chip further comprises:
and the delay module is connected with the analysis module and is used for adjusting the clock phase of the video image signal so as to enable the video image signal to be matched with the clock phase.
3. The system of claim 1, wherein the receive conversion chip further comprises:
and the initialization module is used for initializing the port physical layer, the clock and the digital module of the receiving conversion chip.
4. The system of claim 1, wherein the receive conversion chip further comprises:
and the test information printing module is used for printing and outputting the actual video image parameters and the actual cyclic redundancy check values.
5. The system of claim 1, wherein the video image parameters comprise:
video image timing.
6. A method for testing a chip, comprising:
analyzing to obtain video image data according to a video image signal of a serial camera interface signal sending end of a mobile product processor interface standard, and extracting an actual video image parameter of a chip to be detected;
calculating to obtain an actual cyclic redundancy check value of the chip to be tested according to the video image data;
and transmitting the actual video image parameters and the actual cyclic redundancy check values to a processor so that the processor compares the actual video image parameters and the actual cyclic redundancy check values with the predefined video image parameters and the predefined cyclic redundancy check values to obtain a test result.
7. The method of claim 6, further comprising:
adjusting a clock phase of the video image signal to match the video image signal to the clock phase.
8. The method of claim 6, further comprising:
and initializing a port physical layer, a clock and a digital module of the receiving conversion chip.
9. The method of claim 6, further comprising:
and printing and outputting the actual video image parameters and the actual cyclic redundancy check values.
10. The method of claim 6, wherein the video image parameters comprise:
video image timing.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111679126.2A CN114325355A (en) | 2021-12-31 | 2021-12-31 | Chip testing system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111679126.2A CN114325355A (en) | 2021-12-31 | 2021-12-31 | Chip testing system and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114325355A true CN114325355A (en) | 2022-04-12 |
Family
ID=81022380
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111679126.2A Pending CN114325355A (en) | 2021-12-31 | 2021-12-31 | Chip testing system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114325355A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117849587A (en) * | 2024-01-09 | 2024-04-09 | 深圳今日芯科技有限公司 | Video chip testing method and system |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103595862A (en) * | 2013-10-25 | 2014-02-19 | 福州瑞芯微电子有限公司 | Test system of MIPI DSI controller |
| CN104469354A (en) * | 2014-12-11 | 2015-03-25 | 武汉精测电子技术股份有限公司 | Device for detecting quality of MIPI video signals |
| US20150130822A1 (en) * | 2013-11-13 | 2015-05-14 | Jae Chul Lee | Timing controller, display system including the same, and method of use thereof |
| CN106572347A (en) * | 2016-10-21 | 2017-04-19 | 武汉精测电子技术股份有限公司 | MIPI signal analysis method and device |
| CN110290378A (en) * | 2019-06-24 | 2019-09-27 | 福州瑞芯微电子股份有限公司 | A kind of MIPI DSI TX test method and equipment based on FPGA |
-
2021
- 2021-12-31 CN CN202111679126.2A patent/CN114325355A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103595862A (en) * | 2013-10-25 | 2014-02-19 | 福州瑞芯微电子有限公司 | Test system of MIPI DSI controller |
| US20150130822A1 (en) * | 2013-11-13 | 2015-05-14 | Jae Chul Lee | Timing controller, display system including the same, and method of use thereof |
| CN104469354A (en) * | 2014-12-11 | 2015-03-25 | 武汉精测电子技术股份有限公司 | Device for detecting quality of MIPI video signals |
| CN106572347A (en) * | 2016-10-21 | 2017-04-19 | 武汉精测电子技术股份有限公司 | MIPI signal analysis method and device |
| CN110290378A (en) * | 2019-06-24 | 2019-09-27 | 福州瑞芯微电子股份有限公司 | A kind of MIPI DSI TX test method and equipment based on FPGA |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117849587A (en) * | 2024-01-09 | 2024-04-09 | 深圳今日芯科技有限公司 | Video chip testing method and system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10313100B2 (en) | Method and apparatus for automatic skew compensation | |
| CN104750588A (en) | Serial port communication based pressure testing method | |
| JP2002232409A (en) | Method and device for detecting digital data pattern | |
| CN110460505B (en) | Parallel bus time sequence calibration method and device and receiving end equipment | |
| CN107087132A (en) | Receiver and method for transmitting signals | |
| US20190044840A1 (en) | Protocol analyzer for monitoring and debugging high-speed communications links | |
| TWI416872B (en) | Signal receiving method for determining transmission format of input signal and related signal receiving circuit | |
| CN107977290B (en) | MIPI loop test method and test system | |
| CN104978917A (en) | DP video signal automatic test method and device thereof | |
| CN114325355A (en) | Chip testing system and method | |
| CN109874007A (en) | A kind of camera fault filling method and device | |
| US20240069094A1 (en) | Test and measurement instrument accessory with reconfigurable processing component | |
| CN113179192A (en) | SENT protocol test system and method thereof | |
| CN105516712A (en) | Audio and video decoding chip test platform and method | |
| US11323179B2 (en) | Testing method for optical communication module, and test device | |
| CN116384305B (en) | Data communication method, device, system, equipment and computer storage medium | |
| CN113656232A (en) | System level testing device of SOC chip high-speed serial differential bus | |
| CN105704417B (en) | V-by-One picture signals are converted into the device and method of LVDS picture signals | |
| CN103811022B (en) | Method and device for waveform analysis | |
| CN204732124U (en) | For LVDS vision signal being converted to the system of 16Lane V-BY-ONE vision signal | |
| CN113691803A (en) | Method, device, equipment and medium for testing audio and video interface function | |
| CN111565312A (en) | Data processing method, detection device and computer readable storage medium | |
| CN114697512A (en) | Configuration method and device | |
| KR101271660B1 (en) | Error detection method of image data for camera test system by using error correction and crc codes | |
| CN102129850A (en) | Signal processing system and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |